							F	REVIS	ION R	ECOR	D								
REV								DESC	RIPT	ON								DA	TE
0	INIT	TAL F	RELEAS	SE														09/2	2/08
A						ΓORI	GINA.	L BUF	N-IN	CIRCU	JIT W	'ITH	THE A	CTUA	AL BU	RN-IN	1	03/0	3/09
			FROM (			I CAN	NED	SAMD	TET/	DIEI	III EO	D OI	JALIFY	ING I	DICE	CALE	S		
												_	REMOV						
В	_				-	ecial 1	Handli	ing of	Dice to	more	accur	ately	describe	e our	current	t		04/0	3/12
C			and req			Sampl	e Tahl	e for (	Jualifa	zina Di	ce Sal	ec. <b>S</b>	Subgroup	2 6 Sa	mnle (	Size		07/0	2/13
C	_		_			-				-			s from '		-			07/0	12/13
D			ie Sales																1/15
Е	Upda	ate To	remove	SI and	d to ch	ange I	Linear	to Ana	alog.									2/19	9/21
$C\Lambda$	T TT	ION	I. I	I D	~TT	200	7T A	TI	$\sim$ D	ICC	TTA	D/	77.0	EX	ICIT	rtt /	E D	A D'	г
													GE S				CY	HK	1
REVISIO: INDEX		PAGE REVI		1 E	2 E	3 E	4 E	5 E	6 E	7 E	8 E	9 E	10 E	11 E	12 E	13 E			
REVISIO		PAGE			<u>.</u>														
INDEX		REVI							<u> </u>		1								
													ANA	ALO	G DE	VICE	ES IN	IC.	
				RIG															
				SGN							TIT		MICRO					-	
				NGR									H1573						
				/IFG								-	REGU.	LAT	OR D	)RIV	ER D	ICE	
			(	CM										-					1
			(	QA							SIZ	ĽΕ	CAGI CODI		DRA	WING	NUM	IBER	REV
			P)	ROG									6415		0	5-08-	-5223	3	Е
APPLIC	ATIC	ON		JNCT	1	SI	GNO	FFS	D	ATE	CO	NTR.	ACT:	l					

## FOR OFFICIAL USE ONLY

## 1.0 SCOPE:

1.1 This specification defines the performance and test requirements for a microcircuit processed to a space level manufacturing flow.

### 2.0 APPLICABLE DOCUMENTS:

2.1 <u>Government Specifications and Standards</u>: the following documents listed in the Department of Defense Index of Specifications and Standards, of the issue in effect on the date of solicitation, form a part of this specification to the extent specified herein.

#### **SPECIFICATIONS:**

MIL-PRF-38535 Integrated Circuits (Microcircuits) Manufacturing, General Specification	MIL-PRF-38535	Integrated Circuits	(Microcircuits)	Manufacturing.	General Specification f
--	---------------	---------------------	-----------------	----------------	-------------------------

MIL-STD-883 Test Method and Procedures for Microcircuits

MIL-STD-1835 Microcircuits Case Outlines

2.2 Order of Precedence: In the event of a conflict between the documents referenced herein and the contents of this specification, the order of precedence shall be this specification, MIL-PRF-38535 and other referenced specifications.

## 3.0 REQUIREMENTS:

- 3.1 <u>General Description</u>: This specification details the requirements for the RH1573K, DICE and Element Evaluation Test Samples, processed to space level manufacturing flow as specified herein.
- 3.2 Part Number: RH1573K Dice
- 3.3 Special Handling of Dice: Rad Hard dice require special handling as compared to standard IC dice. Rad Hard dice are susceptible to surface damage due to the absence of silicon nitride passivation that is present on most standard dice. Silicon nitride protects the dice surface from scratches by its hard and dense properties. The passivation on Analog Devices Rad Hard dice is silicon dioxide which is much "softer" than silicon nitride. During the visual and preparation for shipment, ESD safe Tweezers are used and only the edge of the die are touched.

ADI recommends that dice handling be performed with extreme care so as to protect the die surface from scratches. If the need arises to move the die in or out of the chip shipment tray (waffle pack), use an ESD-Safe-Plastic-tipped Bent Metal Vacuum Probe, preferably .020" OD x .010" ID (for use with tiny parts). The wand should be compatible with continuous air vacuums. The tip material should be static dissipative Delrin (or equivalent) plastic.


During die attach, care must be exercised to ensure no tweezers, or other equipment, touch the top of the dice.

3.4	The Absolute Maximum R	<u>atıngs</u> :

Input Pin Voltage (VIN TO GND)									10V
Drive Pin Voltage (VDRIVE TO GND)									10V
Output Pin Voltage (Vout TO GND)									10V
Shutdown Pin Voltage (V <sub>SHDN</sub> TO GND)	)								10V
Operating Junction Temperature						-55	°C	to	125°C
Range									
Storage Temperature Range .						-65	°C	to	150°C

- 3.5 <u>Design, Construction, and Physical Dimensions</u>: Detail design, construction, physical dimensions, and electrical requirements shall be specified herein.
- 3.6 <u>Outline Dimensions and Pad Functions</u>: Dice outline dimensions, pad functions, and locations shall be specified in Figure 1.
- 3.7 Radiation Hardness Assurance (RHA):
  - 3.7.1 The manufacturer shall perform a lot sample test as an internal process monitor for total dose radiation tolerance. The sample test is performed with MIL-STD-883 TM1019 Condition A as a guideline.
  - 3.7.2 For guaranteed radiation performance to MIL-STD-883, Method 1019, total dose irradiation, the manufacturer will provide certified RAD testing and report through an independent test laboratory when required as a customer purchase order line item.
  - 3.7.3 Total dose bias circuit is specified in Figure 2.
- 3.8 <u>Wafer (or Dice) Probe</u>: Dice shall be 100% probed at Ta = +25°C to the limits shown in Table I herein. All reject dice shall be removed from the lot. This testing is normally performed prior to dicing the wafer into chips. Final specifications after assembly are sample tested during the element evaluation.
- 3.9 <u>Wafer Lot Acceptance</u>: Wafer lot acceptance shall be in accordance with MIL-PRF-38535, Appendix A, except for the following: Top side glassivation thickness shall be a minimum of 4KÅ.
- 3.10 <u>Wafer Lot Acceptance Report</u>: SEM is performed per MIL-STD-883, Method 2018. Copies of SEM photographs shall be supplied with the Wafer Lot Acceptance Report as part of a Space Data Pack when specified as a customer purchase order line item.
- 3.11 <u>Traceability</u>: Wafer Diffusion Lot and Wafer traceability shall be maintained through Quality Conformance Inspection.
- 4.0 QUALITY CONFORMANCE INSPECTION: Quality Conformance Inspection shall consist of the tests and inspections specified herein.
- 5.0 SAMPLE ELEMENT EVALUATION: A sample from each wafer supplying dice shall be assembled and subjected to element evaluation per Table III herein.
  - 5.1 <u>100 Percent Visual Inspection</u>: All dice supplied to this specification shall be inspected in accordance with MIL-STD-883, Method 2010, Condition A. All reject dice shall be removed from the lot.
  - 5.2 <u>Electrical Performance Characteristics for Element Evaluation</u>: The electrical performance characteristics shall be as specified in Table I, Table II and Table III herein.
  - 5.3 <u>Sample Testing</u>: Each wafer supplying dice for delivery to this specification shall be subjected to element evaluation sample testing. No dice shall be delivered until all the lot sample testing has been performed and the results found to be acceptable unless the customer supplies a written approval for shipment prior to completion of wafer qualification as specified in this specification.
  - 5.4 Part Marking of Element Evaluation Sample Includes:
    - 5.4.1 LTC Logo
    - 5.4.2 LTC Part Number

- 5.4.3 Date Code
- 5.4.4 Serial Number
- 5.4.5 ESD Identifier per MIL-PRF-38535, Appendix A
- 5.4.6 Diffusion Lot Number
- 5.4.7 Wafer Number
- 5.5 Burn-In Requirement: Burn-In circuit for CERDIP / 8 lead package is specified in Figure 3.
- 5.6 <u>Mechanical/Packaging Requirements</u>: Case Outline and Dimensions are in accordance with Figure 4.
- 5.7 Terminal Connections: The terminal connections shall be as specified in Figure 5.
- 5.8 <u>Lead Material and Finish:</u> The lead material and finish shall be alloy 42 with hot solder dip (Finish letter A) in accordance with MIL-PRF-38535.
- 6.0 VERIFICATION (QUALITY ASSURANCE PROVISIONS)
  - 6.1 <u>Quality Assurance Provisions</u>: Quality Assurance provisions shall be in accordance with MIL-PRF-38535. Analog Devices is a QML certified company and all Rad Hard candidates are assembled on qualified Class S manufacturing lines.
  - 6.2 <u>Sampling and Inspection</u>: Sampling and Inspection shall be in accordance with Table III herein.
  - 6.3 <u>Screening</u>: Screening requirements shall be in accordance with Table III herein.
  - 6.4 Deliverable Data: Deliverable data that will ship with devices when a Space Data Pack is ordered:
    - 6.4.1 Lot Serial Number Sheets identifying all Canned Sample devices accepted through final inspection by serial number.
    - 6.4.2 100% attributes (completed element evaluation traveler).
    - 6.4.3 Element Evaluation variables data, including Burn-In and Op Life
    - 6.4.4 SEM photographs (3.10 herein)
    - 6.4.5 Wafer Lot Acceptance Report (3.9 herein)
    - 6.4.6 A copy of outside test laboratory radiation report if ordered
    - 6.4.7 Certificate of Conformance certifying that the devices meet all the requirements of this specification and have successfully completed the mandatory tests and inspections herein.
      - Note: Items 6. 4.1 and 6. 4.7 will be delivered as a minimum, with each shipment.
- 7.0 <u>Packaging Requirements</u>: Packaging shall be in accordance with Appendix A of MIL-PRF-38535. All dice shall be packaged in multicavity containers composed of conductive, anti-static, or static dissipative material with an external conductive field shielding barrier.



## **PAD FUNCTION**

- 1. DRIVE
- 2. V<sub>IN</sub>
- 3. V<sub>OUT</sub>
- 4. COMP
- 5. GND1\*\*
- 6. FB
- 7. LATCH
- 8. SHDN
- 9. GND2\*\*

\*\*GND1 and GND2 are connected together to form GND

DIMENSIONS FUNCTIONS

DICE OUTLINE AND PAD

> 61mils × 72mils, 12mils thick. †Backside metal: Alloyed gold layer (K designator) Backside potential: lowest (GND) voltage

ANALOG DEVICES

## FIGURE 1

## TOTAL DOSE BIAS CIRCUIT





FIGURE 2

## **BURN-IN CIRCUIT**



#### NOTES:

- 1. Unless otherwise specified, component tolerances shall be per military specification.
- 2. Burn-in voltages : V1 = +20V to +22V
- 3. Ta = +125°C minimum.
- 4. Tj = +143 °C maximum.
- 5. Tc = +131°C minimum.
- 6. Thermal shutdown = +170 °C = +/-5 °C






FIGURE 3

0° – 15°

## (J) CERDIP / 8 LEADS, CASE OUTLINE





LEAD COUNT, N	D MAX
8	0.405 (10.287)


NOTE: 1. LEAD DIMENSIONS APPLY TO SOLDER DIP OR TIN PLATE LEADS.

2. THIS DIMENSION ALLOWS FOR OFF-CENTER LID, MENISCUS, AND GLASS OVERRUN

$$\theta$$
ja = +110°C/W  
 $\theta$ jc = +30°C/W

FIGURE 4

## **TERMINAL CONNECTIONS**



## FIGURE 5

## TABLE I DICE ELECTRICAL CHARACTERISTICS – ELEMENT EVALUATION

 $T_A = 25$ °C

PARAMETER	CONDITIONS	MIN	MAX	UNITS
Reference Voltage	I <sub>DRIVE</sub> = 20mA, T <sub>J</sub> = 25°C	1.252	1.278	V
Line Regulation (V <sub>FB</sub> )	I <sub>DRIVE</sub> = 20mA, 3V < V <sub>IN</sub> < 7V		2	mV
Load Regulation (V <sub>FB</sub> )	I <sub>DRIVE</sub> = 20mA to 250mA		18	mV
FB Pin Bias Current	V <sub>FB</sub> = 1.265V		4	μA
DRIVE Pin Current	V <sub>FB</sub> = 1.35V, V <sub>DRIVE</sub> = 7V V <sub>FB</sub> = 1.15V, V <sub>DRIVE</sub> = 1.5V	290	1.2	mA mA
DRIVE Pin Saturation Voltage	i <sub>DRIVE</sub> = 20mA, V <sub>FB</sub> = 1.15V I <sub>DRIVE</sub> = 250mA, V <sub>FB</sub> = 1.15V		0.2 1	V
SHDN Pin Threshold Voltage		1	1.5	٧
SHDN Pin Current	V <sub>SHDN</sub> = 5V		300	μA
LATCH Pin Latch-Off Threshold Voltage		1.1	1.8	٧
LATCH Pin Charging Current		4	10	μА
LATCH Pin Latching Current			0.85	mA
V <sub>IN</sub> — V <sub>OUT</sub> Differential Threshold for Latch Disable		0.55	0.8	V
Input Quiescent Current	V <sub>IN</sub> = 7V		2.8	mA
Minimum Input Voltage for Bias Operation		2.4		V

Note 1: For circuit operation and application information refer to LT1573 data sheet.

# $\frac{TABLE~II~ELECTRICAL~CHARACTERISTICS-Post-Irradiation}{T_A=25 ^{\circ}C}$

PARAMETER	CONDITIONS	NOTES	10KR	AD(SI) MAX	20KR	AD(SI) MAX	50KR/ MIN	AD(SI) Max	100KR MIN	AD(Si) MAX	200KR MIN	AD(SI) MAX	UNITS
Reference Voltage	I <sub>DRIVE</sub> = 20mA, T <sub>J</sub> = 25°C	2	1.252	1.278	1.252	1.278	1.249	1.281	1.245	1.285	1.239	1.291	V
Line Regulation (V <sub>FB</sub> )	I <sub>DRIVE</sub> = 20mA, 3V < V <sub>IN</sub> < 7V			2.1		2.2		2.5		3		4	m۷
Load Regulation (V <sub>FB</sub> )	I <sub>DRIVE</sub> = 20mA to 250mA			19		20		22		25		30	mV
FB Pin Bias Current	V <sub>F8</sub> = 1.265V			4.2		4.5		5	1	6		7	μA
DRIVE Pin Current	V <sub>FB</sub> = 1.35V, V <sub>DRIVE</sub> = 7V V <sub>FB</sub> = 1.15V, V <sub>DRIVE</sub> = 1.5V		290	1.3	288	1.4	285	1.7	275	2.2	260	3	mA mA
DRIVE Pin Saturation Voltage	I <sub>DRIVE</sub> = 20mA, V <sub>FB</sub> = 1.15V I <sub>DRIVE</sub> = 250mA, V <sub>FB</sub> = 1.15V			0.2 1		0.21 1.02		0.23 1.05		0.25 1.1		0.3 1.2	V
SHDN Pin Threshold Voltage			1	1.5	1	1.5	1	1.52	1	1.55	1	1.6	٧
SHDN Pin Current	V <sub>SHDN</sub> = 5V			300		300		300		300		300	μА
LATCH Pin Latch-Off Threshold Voltage			1	1.9	1	2	0.9	2.1	0.8	2.2	0.8	2.2	٧
LATCH Pin Charging Current			4.4	10	4.4	10	4.2	10.5	4	11	4	11	μА
LATCH Pin Latching Current				0.85		0.85		0.85		0.85		0.85	mA
V <sub>IN</sub> — V <sub>OUT</sub> Differential Threshold for Latch Disable			0.5	0.81	0.5	0.82	0.48	0.85	0.45	0.9	0.4	1	٧
Input Quiescent Current	V <sub>IN</sub> = 7V			2.8		2.8		2.85		2.9		3.1	mA
Minimum Input Voltage for Bias Operation			2.4		2.4		2.4		2.4		2.4		٧

Note 2: Operating conditions are limited by maximum junction temperature.

The regulated feedback or output voltage specification will
not apply for all possible combinations of input voltage, drive voltage and
drive current. When operating at maximum drive current, the drive voltage
range must be limited. When operating at maximum input and drive voltage,
the drive current must be limited.

## TABLE III RH ELEMENT EVALUATION TABLE QUALIFICATION OF DICE SALES



			RH CANNED SAMPLE TABLE FOR QUALIFYI	ING DICE SALES		
0	:LASS			MIL-S	TD-883	QUANTITY
K/S	٧	н/в	OPERATION	METHOD	CONDITION	(ACCEPT NUMBER)
×	X		SEM	2018	N/A	REF. METHOD 2018 FOR S/S
×	X	×	ELEMENT ELECTRICAL (WAFER SORT @ 25°C)			100%
×	X	×	ELEMENT VISUAL (2nd OP)	2010	А	100%
×	×	×	INTERNAL VISUAL (3rd OP)	2010	А	ASSEMBLED PARTS ONLY
×	×		DIE SHEAR MONITOR	2019		
×	X		BOND PULL MONITOR	2011		
×	X		STABILIZATION BAKE	1008	С	ASSEMBLED PARTS ONLY
×	×		TEMPERATURE CYCLE	1010	С	
×	X		CONSTANT ACCELERATION	2001	E	
×	×		FINE LEAK	1014	А	
×	×		GROSS LEAK	1014	С	
×	Х		FIRST ROOM ELECTRICAL - READ & RECORD			45(0)
			(REPLACE ANY ASSEMBLY-RELATED REJECTS)			
×	×		PRE BURN-IN ELECT. READ & RECORD @ +125°C or +150°C, -55°C			
×	×		BURN-IN: +125°C/240 hrs. or +150°C/120 hrs.	1015	+ 125% MINIMUM  240 HOURS	
×	×		POST BURN-IN ELECT. READ & RECORD @ 25°C			
×	X		POST BURN-IN ELECT. READ & RECORD @ +125°C or +150°C, -55°C			
	X		TOTAL IRRADIATION DOSE	1019	A	
×	×		PRE OP-LIFE ELECTRICAL @ 25°C READ & RECORD			
×	×		OPERATING LIFE: +125°C/1000 hrs. or +150°C/500 hrs.	1005	+ 125% MINIMUM	
×	×		POST OP-LIFE ELECT. (R & R @ 25°C, +125°C OR +150°C, -55°C			
×	X	X	WIRE BOND EVALUATION	2011		15(0) OR 25(1) - # of wires
LTCi	s no	t qu	alified to process to MIL-PRF-38534. This is an LTC imposed elem	nent evaluation	that follows	
MI-	STD-	883	test methods and conditions. Please note the quantity and acce	pt number fror	n Sample Size Seri	es of
5%,	ассе	pt o	n 0, and note that the actual sample and accept number does n	ot begin until S	ubgroup 6 OP-LIF	
Test	s wit	hin	Subgroup 5 may be performed in any sequence.			
LTC's	s rad	latic	on tolerance (RH) die has a topside glassivation thickness of 4KA	minimum.		
Sam	ple s	izes	on the travelers may be larger than that indicated in the above t	table; however,		size is
relat kept	ed n	eject rega	ts in Subgroup 6, and for Wire Bond Evaluation, Surgroup 7. The ted and, if used for qualification, has all the required processing is	larger sample s imposed.	ize is at all times	, incry
	Kept to an Sam Sam	CLASS  K/S V  X X X X X X X X X X X X X X X X X X	CLASS K/S V H/B X	CLASS  K/S V H/B  SEM  X X SEM  X X SELEMENT ELECTRICAL (WAFER SORT @ 25°C)  X X ELEMENT VISUAL (2nd OP)  X X X ELEMENT VISUAL (2nd OP)  X X X ELEMENT VISUAL (3nd OP)  X X X INTERNAL VISUAL (3nd OP)  X X X BOND PULL MONITOR  X X STABILIZATION BAKE  X X FIRST GOOM ELECT. FEAD & RECORD & RECORD  X X REPEBLYNINELECT. FEAD & RECORD @ +125°C or +150°C, 45°C  X X FIRST ROOM ELECT. FEAD & RECORD @ +125°C or +150°C, 45°C  X X PRESURNINELECT. FEAD & RECORD @ +125°C or +150°C, 45°C  X X POST BURNINELECT. FEAD & RECORD @ +125°C or +150°C, 45°C  X X POST BURNINELECT. FEAD & RECORD @ 55°C  X X POST BURNI	CLASS   V   H/B	MIL-STD-DDHILL-STD-DDHILL-STD-DDHILL-STD-DDHILL-STD-DDHILL-STD-DDHILL-STD-DH