

# Low Droop Rate/Accurate Sample-and-Hold Amplifiers

# SMP-10/SMP-11

#### FEATURES

#### SMP-10

- High Sample/Hold Current Ratio ...... 2 x 10<sup>9</sup>

#### SMP-11

- High Sample/Hold Current Ratio ...... 1.7 x 10<sup>8</sup>

#### BOTH SMP-10 AND SMP-11

- High Slew Rate ...... 10V/µs
- Trimmed for Minimum Zero-Scale Error ...... 0.45mV

- DTL, TTL & CMOS Compatible Logic input
   HA-2420, HA-2425, SHIM-IC-1, and AD583 Socket
- Available in Die Form

#### ORDERING INFORMATION

T <sub>A</sub> =	+25°C	•	ACKAGE	$\sim$
V <sub>2S</sub> (mV)	DROOP RATE IN µV/ms	14-PIN DIP HERMETIC	LCC	OPERATING TEMPERATURE RANGE
1.5	20	SMP10AY	-	MIL
1.5	20	SMP10EY	-	COM
3.0	50	SMP10FY	-	COM
1.5	200	SMP11AY*	-	MIL
3.0	500	SMP11BY*	SMP11BRC/883	MIL
1.5	200	SMP11EY	-	COM
3.0	500	SMP11FY	-	COM
7.0	900	SMP11GY	-	COM
7.0	900	SMP11GS	-	XIND
7.0	900	SMP11GP		XIND

For devices processed in total compliance to MIL-STD-883, add/883 after part number. Consult factory for 883 data sheet.

t Burn-in is available on commercial and industrial temperature range parts in CerDIP, plastic DIP, and TO-can packages.

#### **GENERAL DESCRIPTION**

The SMP-10/11 are precision sample-and-hold amplifiers that provide the high accuracy, the low droop rate and the fast acquisition time required in data acquisition and signal processing systems. Both devices are essentially noninverting unity gain circuits consisting of two very high input impedance buffer amplifiers connected together by a diode bridge switch.

#### HIGH ACCURACY AND LOW DROOP RATE

The high input impedance and the low droop rates of the SMP-10 and the SMP-11 are achieved by using bipolar Darlington circuits and an ion implant process that creates "super beta" transistors.


The output buffer's input stage converts to a super beta Darlington configuration during the hold mode, which results in a very


#### REV. C

Information furnished by Analog Devices is believed to be accurate and reliable. However, no responsibility is assumed by Analog Devices for its use, nor for any intringements of patents or other rights of third parties which may result from its use. No license is granted by implication or otherwise under any patent or patent rights of Analog Devices.

low droop rate with no penalty in acquisition time. The use of bipolar transistors achieves a low change in droop rate over the operating temperature range. Continued

#### **PIN CONNECTIONS**





Manufactured under the following patents: 4,109,215 and 4,142,117.

 One Technology Way, P.O. Box 9106, Norwood, MA 02062-9106, U.S.A.

 Tel:
 617/329-4700
 Fax:
 617/326-8703
 Twx:
 710/394-6577

 Telex:
 924491
 Cable:
 ANALOG NORWOODMASS

# SMP-10/SMP-11

#### **GENERAL DESCRIPTION** Continued

#### **FAST ACQUISITION**

Storage Temperature Range

F

A unique super charger provides up to 50mA of charging current to the hold capacitor, which results in smooth, fast charging with minimum noise. As the hold capacitor voltage nears its final value, the low current diode bridge controls the final settling time. This unique combination of linear functions in a monolithic circuit enables the system designer to achieve superior performance.

#### ABSOLUTE MAXIMUM RATINGS (Note 1)

Supply Voltage (V+ minus V-)	
Derate Above 100°C	
Input Voltage	
Logic and Logic Reference	
Voltage	Equal to Supply Voltage
Output Short-Circuit Duration	Indefinite
Hold Capacitor Short-Circuit Durati	on 60 sec

ead Temperature (\$oldering, 60 sec) ...... 300°C

.....-65°C to +150°C

#### **Operating Temperature Range**

SMP-10AY	55°C to +125°C
SMP-10EY, FY	0°C to +70°C
SMP-11AY, BY, BRC	55°C to +125°C
SMP-11EY, FY, GY	
SMP11GS, GP	
Junction Temperature (Tj)	65°C to +150°C

e (Note 2)	e,c	UNITS
108	16	•C/W
83	39	°C/W
98	30	°C/W
98	38	°C/W
	108 83 98	108 16 83 39 98 30

NOTES:

1. Absolute ratings apply to both DICE and packaged parts, unless otherwise noted.

 Θ<sub>[A</sub> is specified for worst case mounting conditions, i.e., Θ<sub>[A</sub> is specified for device in socket for CerDIP and LCC packages.

$\smile$	$T \subset$		$\overline{}$	SMP-10A SMP-11A			SMP-10		·	SMP-110	2	
PARAMETER	SYMBOL	CONDITIONS	) ) (min	/	MAN	/ min		MAX	MIN	TYP		UNITS
Zero-Scale Error (Hold Mode)	Vzs	VIN = 0 VS/H = 3.5V, (Note 2)	7 (-	0.45	/ /s	-	0.60	36	$\leq$	1.5	-70	mv
Input Bias Current	t <sub>e</sub>	V <sub>IN</sub> = 0	7	35	65	11-	55	90	$\overline{}$	90/	160	J fA
Leakage (Droop) Current	IDR	SMP-10 SMP-11		-	0.10			0.25 2.50			4.5	nA
Droop Rate	dV <sub>CH</sub> ∕dt	SMP-10 SMP-11	-	5 60	20 200	-	5 70	<u>50</u> 500		-  -	900	Wime
Input Resistance	RIN	(Note 1)	2.0	3.0	-	1.4	2.5		-	2.0	-	Gr.
Voltage Gain	Av	Sample Mode $V_{IN} = \pm 10V$ , $R_L = 5k\Omega$ or $V_{IN} = \pm 5V$ , $R_L = 2.5k\Omega$		0.99983	-	0.99953	0.99978	-	0.99940	0.99975	-	VN
Acquisition Time	laq	10V Step to Within 10m) of Final Value (0.1%) 10V Step to Within 1.0m			+	+	3.5 5.0	-	-	3.5 5.0	-	μs μs
		of Final Value (0.01%)										<del>دىر</del>
Aperture Time	lap			50	-	-	50	-	-	50	-	ns
Hold Mode Settling Time	1 <sub>Hm</sub>	Settling to 1mV SMP of Final Value. SMP			-	-	7 1.5	-	-	7 1.5	-	μs
Charge Transfer	Ot	V <sub>IN</sub> = 0 V <sub>S/H</sub> = 3.5V	-	5	-	-	5	-	-	5	-	pC
Slew Rate	SR	$V_{IN} = \pm 10V$ R <sub>L</sub> = 2.5kΩ		10	-	-	10	-	-	10	-	V/µs
Hold Capacitor Charging Current	Існ	VIN - VOUT 2 ±3V	30	50	-	20	50	-	-	50	-	mΑ
Sample/Hold Current Ratio	ICH/IDR	SMP-1 SMP-1		2x10 <sup>9</sup> 1.7x10 <sup>8</sup>	-	8x10 <sup>7</sup>	8x10 <sup>8</sup> 1.5x10 <sup>8</sup>	-	-	1.5x10 <sup>8</sup>	-	mA/mA
Feedthrough Attenuation Ratio	FA	Input = $20V_{p-p}$ 1kHz R <sub>L</sub> = 5kΩ, (Note 1)	86	98	-	80	90	-	_	90	-	dB
Full Power Bandwidth	Fp	±10V <sub>p-p</sub> (Dissipation Limited)	-	100	-		100	-		100	-	kHz

## ECTRICAL CHARACTERISTICS at $V_S = \frac{1}{3}15$ C<sub>H</sub> = 0.005 µE. V<sub>LC</sub> connected to ground, T<sub>A</sub> = +25°C, unless otherwise noted.

**ELECTRICAL CHARACTERISTICS** at  $V_S = \pm 15V$ ,  $C_H = 0.005\mu$ F,  $V_{LC}$  connected to ground,  $T_A = +25^{\circ}$ C, unless otherwise noted. Continued

			SMP-10A/E SMP-11A/E			SMP-10F SMP-11B/F			SMP-11G			
PARAMETER	SYMBOL	CONDITIONS	MIN	TYP	MAX	MIN	TYP	MAX	MIN	TYP	MAX	UNITS
Input Voltage Range and/or Output Voltage Swing		R <sub>L</sub> = 2.5kΩ	±11	±11.5	-	±10.5	±11.5	-	±10.5	±11.5	-	v
Output Resistance	Ro		-	0.15	-		0.15	-	-	0.15	-	Ω
Power Supply Rejection Ratio	PSRR	Sample Mode V <sub>S</sub> = ±9V to ±18V	82	92	-	77	92	-	72	92	-	dB
Power Consumption (DC)	PD	Sample Mode V <sub>IN</sub> = 0	-	160	180	-	170	210	-	180	240	mW

NOTES:

1. Guaranteed by design.

2. Measured 500µs after hold command.

ELECTRICAL CHARACTERISTICS - SMP-10 ONLY at V<sub>S</sub> = ±15V, C<sub>H</sub> = 0.005µF, V<sub>LC</sub> = 0V, T<sub>A</sub> = +25°C, device fully warmed up, unless otherwise noted

	~ /	1 1 1 1	$\sim$		1416 - 106	M 3au	•		÷	
PARAMETER	SYMBOL	CONDITIONS	$\langle \ \rangle$	MIN	TYP	MAX	MIN	түр	MAX	UNITS
Hold Step	V <sub>MS</sub> )	VIN		\ <u>-1.</u> ¢	+1.5	+4.0	-3.0	+1.5	+6.0	m٧
Linearity Error	- NE (	Vil = ± OV R	5kΩ	1/-	0.005		,	0.007	*	% of 10V
Output Noise	EN (AMS)	Wideband Noi to 100kHz Sau		/ / -	40	[ £		50	<u> </u>	µVrms 7
			$\smile$	TL						

# ELECTRICAL CHARACTERISTICS at $V_S = \pm 15V$ , $C_H = 0.005\mu$ F, $V_{LC}$ connected to ground, $0^{\circ}C \le T_A \le +70^{\circ}C$ , unless otherwise noted.

0160.							$\sim$		7.				
			SMP-10E SMP-11E				SMP-10F SMP-11F			SMP-11G			
PARAMETER	SYMBOL	CONDITIONS	MIN	TYP	MAX	MIN	TYP	MAX	MIN	TYP	MAX	UNITS	
Zero-Scale Error	Vzs	VIN = 0, VS/H = 3.5V, (Note 1	) -	0.75	2.0	_	1.0	4.0		2.7	10	Vm	
Input Bias Current	l <sub>D</sub>	V <sub>IN</sub> = 0V	-	50	90	-	80	140		120	250	۸n	
Leakage (Droop) Current	IDR	SMP-10 SMP-11	-	0.05 0.5	0.25 1.8	-	0.080 0.6	0.65 2.8	-	- 0.7	- 5	nA	
Droop Rate	dV <sub>C+i</sub> ∕di	SMP-10 SMP11	-	10 100	50 360	-	16 120	130 560	-	140	1000	µV/ms	
Voltage Gain	Av	Sample Mode $V_{IN} = \pm 10V$ , $R_L = 5k\Omega$ or $V_{IN} = \pm 5V$ , $R_L = 2.5k\Omega$	0.99955	0.99976	-	0.99950	0.99972	-	0.99930	0.99970	-	V/V	
Power Supply Rejection Ratio	PSRR	Sample Mode V <sub>S</sub> = ±9V to ±18V	80	90	-	75	80	-	70	90	-	dB	
Logic Control Input Current	l <sub>LC</sub>	V <sub>LC</sub> = 0V	-	-1	-2	-	-1	-3	-	-1	~4	Au	
	1	Sample Mode V <sub>3/H</sub> = 0.6V	-	-5	-15	-	-5	-15	-	-5	-15	μΑ	
Logic Input	ISIN	Hold Mode V <sub>S/H</sub> = 5.0V	-	0.2	+	-	0.2	-	-	0.2	-	n <b>A</b>	
Differential Logic Threshold	VTH		0.8	1.3	2.0	0.8	1.3	2.0	0.8	1.3	2.0	v	


NOTE:

1. Measured 500µs after hold command.

# SMP-10/SMP-11

**ELECTRICAL CHARACTERISTICS** at  $V_S = \pm 15V$ ,  $C_H = 0.005\mu$ F,  $V_{LC}$  connected to ground,  $-55^{\circ}C \le T_A \le + 125^{\circ}C$ , unless otherwise noted.

				SMP-10 SMP-11			SMP-10 SMP-11		
PARAMETER	SYMBOL	CONDITIONS	MIN	SMP-II. TYP	MAX	MIN	TYP	MAX	UNITS
ero-Scale Error	V <sub>ZS</sub>	VIN = 0, VS/H = 3.5V, INOH	e 1:	1.25	3.0		1.60	5.5	۳V
put Bias Current	18	V <sub>IN</sub> = OV		90	180	-	160	280	nA
akage (Droop) Current	1 <sub>DR</sub>	$T_A = -55°C \qquad SMP$ $T_A = +125°C \qquad SMP$ $T_A = Full Range \qquad SMP$		0.050 12 12	0.50 20 20		0.080 16 16	1.22 25 25	nA
oop Rate	dV <sub>CH</sub> /dt	$T_A = -55^{\circ}C$ $T_A = +125^{\circ}C$ $T_A = Full Range SMP$	-	10 2400 2400	100 4000 4000	· — —	16 3200 3200	250 5000 5000	µV/ms
tage Gain	A	Sample Mode V <sub>IN</sub> = ± 10V, R <sub>L</sub> = 5k() or V <sub>IN</sub> = ±5V, R <sub>L</sub> = 2.5k()		0.99972		0.99940	0.99968		¥/V
ver Supply	PSBA	Sample Mode Vs = ±87 To ± 187	78	88	_	72	90		٥B
gic Control Inget Current	The S	vie= on		-1	-3		- 1	5	A ہو
gic Input		Sample Mode V <sub>SIH</sub> = 0.6V Hold Mode V <sub>SIH</sub> = 5.0V	$\left( \right)$	0/2	- 15	-	-5	- 15	μ۹ ۵۹
ferential Logic hreshold ITES:	V <sub>TH</sub>		0.6	1.3	2.0	0.6	1.3	2.0	$ = \frac{k}{2}$
URN-IN CIRCUIT					- [				
-18V O	14 13 12 11 30 9 6	R 	'n						



NOTES:


1. Measured 500µs after hold command.

Electrical tests are performed at water probe to the limits shown. Due to variations in assembly methods and normal yield loss, yield after packaging is not guaranteed for standard product dice. Consult factory to negotiate specifications based on dice lot qualification through sample lot assembly and testing.


# **TYPICAL ELECTRICAL CHARACTERISTICS** at $V_S = \pm 15V$ , $C_H = 0.005\mu$ F, $V_{LC}$ connected to ground, $T_A = 25^{\circ}$ C, unless otherwise noted.

SYMBOL	CONDITIONS	SMP-10N SMP-11N TYPICAL	SMP-10G SMP-11G TYPICAL	ŲNITS
teg	10V step to 0.1% of final value	3.5	3.5	۶µ
tap		50	50	ns
Q,	V <sub>IN</sub> = 0, V <sub>S/H</sub> = 3.5V	5	5	pC
SR	$V_{IN} = \pm 10V, R_L = 2.5k()$	10	10	V/µs
	taq tap Qt	tag         10V step to 0.1% of final value           tap         Qt         VIN = 0, VS/M = 3.5V	SYMBOL         CONDITIONS         SMP-11N TYPICAL           tag         10V step to 0.1% of final value         3.5           tap         50           Qt         VIN = 0, VS/M = 3.5V         5	$\begin{tabular}{ c c c c c c c c c c c c c c c c c c c$


## TYPICAL PERFORMANCE CHARACTERISTICS



### TYPICAL PERFORMANCE CHARACTERISTICS



## SMP-10/SMP-11 ACQUISITION TIMES




## APPLICATIONS INFORMATION


During the null adjustment, the amplifier should be switched continuously between the "sample" and "hold" mode. The error should be adjusted to read zero when the unit is in the "hold" mode. In this way, both offset voltage errors and charge transfer errors are adjusted to zero.

As shown in the Figure, the sample/hold mode control is accomplished by steering the current  $(i_1)$  through Q1 or Q2, thus providing high-speed switching and a predictable logic threshold. For TTL and DTL interface, simply ground  $V_{LC}$ (Pin 13). For CMOS, HTL and HNIL interface, the appropriate

### ZERO-SCALE NULL ADJUSTMENT




#### LOGIC CONTROL



threshold voltage, allowing for 2 diode drops for D1 and  $V_{BE}$  of Q3, should be applied to  $V_{LC}.$ 

For proper operation, the  $V_{LC}$  (logic control) must always be at least 3.5V below the positive supply and 2.0V above the negative supply.

Sample-and-hold control voltage (S/H) must always be at least 2.8V above the negative supply.



#### **GUARDING AND GROUNDING LAYOUT**

The use of a ground plane is strongly recommended to minimize ground path resistances. Separate analog and digital grounds should be used, and it is advisable to keep these two ground systems isolated until they are tied back to the common system ground. Digital currents should not flow back to the system ground through the analog ground path.

#### HOLD CAPACITOR RECOMMENDATIONS

The hold capacitor ( $C_H$ ) acts as a memory element and also as a compensating capacitor for the sample-and-hold amplifier. For stable operation, a minimum value of 2000pF is recommended, with no limit set for the maximum value. The devices have been internally trimmed for  $C_H$  = 5000pF. Other values of  $C_H$  will cause a zero-scale shift, which can be calculated from the following equation:

$$\Delta V_{ZS}(mV) = \frac{5 (pC) \times 10^3}{C_H (pF)} - 1$$

The hold capacitor should have very high insulation resistance and low dielectric absorption. For temperatures below 85°C, polystyrene capacitors are recommended, while teflon capacitors are recommended for higher temperature applications.

