

**FEATURES**

- Performs Log, Antilog, and Log Ratio Functions
- 50pA Input Bias Current (Trimmed)
- 4mV Input Offset Voltage
- On-Board Reference
- Temperature Stabilized
- 25ppm/°C Reference Drift
- 30ppm/°C Scale Factor Drift
- 0.25% Conformance
- 3-Decade Dynamic Range (Voltage Mode)
- 6-Decade Dynamic Range (Current Mode)
- Low Cost


**APPLICATIONS**

- Photodiode Preamplifier
- Absorption Measurement
- Low Sweep Generators
- High Resolution Data Acquisition
- Analog Computation Circuits
- Analog Compression/Expansion
- Linear-to-dB Conversion

**ORDERING INFORMATION**

PACKAGE	OPERATING TEMPERATURE RANGE
PLASTIC 16-PIN	
SSM2100P	-10°C to +55°C


**PIN CONNECTIONS**



**GENERAL DESCRIPTION**

The SSM-2100 is a monolithic low-cost DC logarithmic amplifier capable of implementing log/antilog as well as log ratio transfer functions. This device offers a dynamic range of 6 decades of current and 3 decades of voltage. The circuit contains two precision operational amplifiers, a high conformance transistor pair and a precision bandgap voltage reference. An on-board substrate temperature regulator stabilizes both the scale factor and reference drift. A negative voltage reference is also available to facilitate external trimming.

**BLOCK DIAGRAM**



**ABSOLUTE MAXIMUM RATINGS**

Supply Voltage .....	36V or ±18V
Junction Temperature .....	+150°C
Operating Temperature Range .....	-10°C to +55°C
Storage Temperature Range .....	-65°C to +150°C
Maximum Current into Any Pin .....	10mA
Lead Temperature Range (Soldering, 60 sec) .....	+300°C

PACKAGE TYPE	$\theta_{JA}$ (Note 1)	$\theta_{JC}$	UNITS
16-Pin Plastic DIP (P)	82	39	°C/W

**NOTE:**

1.  $\theta_{JA}$  is specified for worst case mounting conditions, i.e.,  $\theta_{JA}$  is specified for device in socket for P-DIP package.

**ELECTRICAL CHARACTERISTICS** at  $V_S = \pm 15V$ ,  $R_{LIMIT} = 1.6k\Omega$ ,  $+5^\circ C \leq T_A \leq +50^\circ C$ ,  $I_{REF} = 1mA$ , unless otherwise noted.

PARAMETER	SYMBOL	CONDITIONS	SSM-2100			UNITS
			MIN	TYP	MAX	
Conformity Error (Note 1)	$V_{ERROR}$	$I_{IN} = 100nA$ to $100\mu A$ $I_{IN} = 10nA$ to $1mA$ (Input Offset Trimmed)	-	0.25 0.4	-	%
Scale Factor	$V_{SCALE}$	Measured at Pin 16	65	70	75	mV/Decade
Scale Factor Temperature Drift	$TCV_{SCALE}$		-	30	-	ppm/°C
Input Offset Voltage (Note 2)	$V_{IOS}$		-	4	8	mV
Input Bias Current (Notes 1, 2)	$I_B$		-	500	2000	pA
Output Offset Voltage	$V_{OOS}$	$I_{IN} = I_{REF} = 1mA$ Scale Factor Set at 1V/Decade	-	30	70	mV
Power Supply Rejection Ratio (Note 3)	PSRR	+12V $\leq V_+ \leq$ +17V -12V $\geq V_- \geq$ -17V Scale Factor Set at 1V/Decade	-	50 250	-	$\mu V/V$
Output Voltage Swing	$V_{OUT}$	$R_L \geq 10k\Omega$ $R_L \geq 2k\Omega$	-1 -0.2	-	+10 +10	V
Reference Output Voltage	$+V_{REF}$	No Load	4.7	5.0	5.2	V
Reference Output Voltage Temperature Coefficient	$TCV_{REF}$		-	25	-	ppm/°C
Reference Output Current	$I_{OUTREF}$		5	-	-	mA
Reference Load Regulation		$R_L \geq 1k\Omega$	-	0.015	-	%/mA
Reference Supply Rejection	$PSRR_{REF}$	+12V $\leq V_+ \leq$ +17V	-	0.04	-	%/V
Voltage at Pin 7	$+V_{REF}$		6	7	8	V
Positive Supply Current	$+I_{SY}$	$T_A = +25^\circ C$ $T_A = +50^\circ C$ $T_A = +5^\circ C$ Heater Disabled	-	35 20 50 5	-	mA
Negative Supply Current	$-I_{SY}$		-	5	6.25	mA
Heater Start-up Current	$I_{HTR}$		-	80	120	mA
Regulated Chip Temperature	$T_{REG}$		53	60	75	°C

**NOTES:**

1. Guaranteed by design but not directly measured.
2. Applies to both signal and reference inputs.
3. Referred to output in log mode, or to input in antilog mode.
4. Specifications apply after a 50 second warmup period.

Specifications subject to change; consult latest data sheet.

**GENERAL PRINCIPLE OF OPERATION**

The SSM-2100 utilizes the predictable logarithmic relationship between the collector currents and differential input voltage of an NPN transistor pair, given by:

$$\Delta V_{IN} = kT/q \ln I_{C2}/I_{C1} \tag{1}$$

where:  $k$  = Boltzmann's constant ( $1.38 \times 10^{-23}$  J/°K)

$q$  = charge of an electron ( $1.6 \times 10^{-23}$  C)

$T$  = absolute temperature (°K)

Deviation in the absolute temperature term is eliminated with the SSM-2100 design since the chip temperature is regulated at +60°C (333°K).

**PRINCIPLE OF LOG OPERATION**

The logging function is realized by placing the antilog element (transistor pair) in the feedback loop of the output converter amplifier ( $A_1$ ) as shown in the block diagram. As shown in Figure 1, the loop is closed and the conversion is scaled with feedback resistors  $R_1$  and  $R_2$  from pin 16 to pin 14. The high-gain op amps ( $A_1$  and  $A_2$ ) have negligible input bias current. These force the collector currents of the high performance transistor pair to be equal to the input current (pin 12) and the reference current (pin 6).

Referring to equation (1), the input current becomes  $I_{IN}$  and the reference current  $I_{C2}$ , while  $\Delta V_{IN}$  is  $V_{BASE Q_2}$  or  $V_{16}$ , since the base of  $Q_1$  is ground. Here, the output amplifier  $A_1$  forces the base of  $Q_2$  to be at the appropriate voltage governed by equation (1) and the collector currents of  $Q_1$  and  $Q_2$ . With the reference current set at 1 mA, the input current operates at less than or equal to 1 mA. In the case of the inverting log amp, as the input current decreases, the  $V_{BE}$  of  $Q_1$  decreases which increases  $V_{16}$  or  $V_{OUT}$  since the  $V_{BE}$  of  $Q_2$  is fixed.

**NOTE:** The output amplifier can only swing to approximately 1.5V below ground and sinks about 300µA. For this reason, they are used only with positive output voltages. For bipolar amplifier output, see Figure 7 in the Log Ratio section.

Equation (1) can be rewritten:

$$V_{16} = kT/q \ln (I_{REF}/I_{IN}) \tag{2}$$

converting to base 10:

$$V_{16} = 2.303 kT/q \text{ LOG}_{10} (I_{REF}/I_{IN}) \tag{3}$$

Figure 1 shows the feedback which produces the output scale factor:

$$V_{OUT} = V_{16} (R_2/(R_1 + R_2)) \tag{4}$$

Substituting into equation 3 yields:

$$V_{OUT} = 2.303 kT/q (R_1 + R_2)/R_1 \text{ LOG}_{10} (I_{REF}/I_{IN}) \tag{5}$$

$$\text{Letting } K = 2.303 kT/q (R_1 + R_2)/R_2 \tag{6}$$

or  $K = 0.066 (R_1 + R_2)/R_2$  (usually set to 1V/decade with  $R_2 = 470\Omega$ )

For current-mode operation:

$$V_{OUT} = K \text{ LOG}_{10} (I_{REF}/I_{IN}) \tag{7}$$

For voltage-mode operation:

$$V_{OUT} = K \text{ LOG}_{10} (V_{REF} V_{IN} \times R_{IN}/R_{REF}) \tag{8}$$

Since both op amp inputs rest at virtual ground, the reference and input currents can easily be generated by applied voltages through external resistors without generating excessive errors.

For the best results, the input and reference currents should be kept below 1 mA.

A 5V reference has been included on chip for applications requiring a true log function (rather than a log ratio function).

**INPUTS**

As with all log amplifiers, the SSM-2100 has a limited dynamic range of 3 decades for voltage inputs. This is partially due to input offset voltage (trimmable) and various second order effects.

For the widest dynamic range, current-mode operation is recommended. The device can handle 5 decades of current input untrimmed and at least 6 decades when trimmed. Similarly, when operating in the log ratio mode, the device can handle 10 decades and 12 decades, respectively.

In order to ensure unconditional stability when operating with true current inputs, it is important to shunt the signal input to ground with a 10kΩ resistor and a 10nF capacitor.




FIGURE 1: Basic Principle of Operation

**NEGATIVE POWER SUPPLY CONSIDERATIONS**

Because the negative power supply is regulated at  $-7V$ , it is necessary to add a current limiting resistor ( $R_{LIMIT}$ ) in series with pin 7. When using  $-15V$  for  $V-$ , a value of  $1.6k\Omega$  is recommended for  $R_{LIMIT}$ . This will keep the voltage at pin 7 very stable and useful for external trimming. Note that the negative power supply is internally regulated and needs no decoupling.

**POSITIVE POWER SUPPLY CONSIDERATIONS**

Because of the high gain of the temperature regulator circuit, generous positive supply decoupling should be used. The  $0.2\mu F$  decoupling capacitor shown on the application circuits should be of ceramic type and mounted as close to pins 1 and 4 as possible. It should also be noted that pin 1 carries all the heater current and care should be taken when laying out ground lines to prevent this from causing errors.

**TEMPERATURE CONTROL**

The internal chip temperature is regulated at about  $60^\circ C$  if the temperature adjustment (pin 2) is not used. This on-board substrate temperature regulator stabilizes the scale factor and reduces drift of the reference.

The regulated chip temperature can be increased or decreased by the use of pin 2. To decrease the temperature by  $n^\circ C$ , connect a resistor of the value  $3.5/n M\Omega$  between pin 2 and 10. To increase the temperature by  $n^\circ C$ , connect a resistor of the value  $6/n M\Omega$  between pins 2 and 7.

In some applications such as those requiring low power, the temperature regulator can be disabled entirely. This is accomplished by connecting a  $100k\Omega$  resistor between pins 2 and 4 ( $V+$ ). In this case, the reference drift is about  $70ppm/^\circ C$ . The scale factor drift can be compensated by using a temperature compensating resistor\* instead of  $R_2$ .

**APPLICATIONS**

The SSM-2100 can be connected for voltage or current logging functions. Figures 2a and 2b show the transfer characteristics of the inverting log amplifier for current and voltage mode operation.




FIGURE 2a: Inverting Log Amp with Current Input




FIGURE 2b: Inverting Log Amp with Voltage Input

\* RCD Components, Inc. Part Number LP1/4, 3301 Bedford Street, Manchester, NH U.S.A., (603) 669-0054, Telex 943512

**INVERTING LOG AMPLIFIER**

Figure 3 shows the SSM-2100 configured in the inverting log mode. Setting  $I_{IN} = I_{REF}$  with  $V_{IN} = 10V$ , the output will be zero and increase by 1V/decade as  $I_{IN}$  is decreased. Whereas  $V_{IN}$  can be varied proportionally by varying  $R_{IN}$ , a 10V input optimizes the dynamic range with  $\pm 15V$  supplies.

To vary the scale factor, it is best to change  $R_1$ . To alter the output offset at a given input voltage, adjust  $R_{REF}$ . Phase compensation for the circuit is provided by  $C_1$ ,  $C_2$  and  $C_3$ . This scheme yields 30kHz small-signal bandwidth at 1mA input current, 8kHz at  $1\mu A$  and approximately 1.6kHz at 100nA.





FIGURE 3: Inverting Logarithmic Amplifier

**NONINVERTING LOG AMPLIFIER**

Interchanging the signal and reference inputs yields a noninverting log amplifier as shown in Figure 4. In this configuration, the output crosses zero when the input is five decades below the full-scale value. This can be adjusted by varying  $R_3$ .

$R_1$  and  $R_2$  can cause a slight inaccuracy because they add to the base resistance of  $Q_1$  and  $Q_2$ . This can be minimized by keeping  $R_1$  and  $R_2$  as small as possible. It is recommended that  $R_2 = 470\Omega$ .

The small-signal bandwidth of this circuit is 5kHz with inputs currents from  $1\mu A$  to 1mA. Over the full 5-decade input current range, the bandwidth is better than 2kHz



**FIGURE 4: Noninverting Logarithmic Amplifier**

**ANTILOG AMPLIFIER**

Figure 5 shows the configuration for the antilog amplifier. The input range for this circuit is zero to 10V which can be adjusted by  $R_1$ . The output scale factor is 1V/decade which can be varied by adjusting  $R_{OUT}$ .

The transfer function is also derived from equation (1). In the antilog configuration, the current  $I_{C1}$  becomes  $I_{OUT}$  and  $V_{BASE Q_2}$  or  $V_{16}$  is  $V_{IN}(R_2/(R_1 + R_2))$ . Equation (2) now becomes:

$$V_{IN}(R_2/(R_1 + R_2)) = kT/q \ln(I_{REF}/I_{OUT}) \quad (9)$$

or

$$I_{REF}/I_{OUT} = \exp[R_2/(R_1 + R_2) q/kT V_{IN}]$$

or

$$I_{REF} R_{OUT} = V_{OUT} \exp[R_2/(R_1 + R_2) q/kT V_{IN}]$$

Converting to base 10 and letting  $K = 2.303 kT/q (R_1 + R_2)/R_2$  or  $0.066(R_1 + R_2)/R_2$  (assuming  $T = +60^\circ C$  or  $333^\circ K$ )

the final antilog transfer function becomes:

$$V_{OUT} = I_{REF} R_{OUT} / 10^{[V_{IN} R_2 / 0.066 (R_1 + R_2)]}$$

or

$$V_{OUT} = I_{REF} R_{OUT} / 10^{[V_{IN}/K]}$$

To set  $K = 1V/decade$ ,  $R_2/(R_1 + R_2) = 0.066$

If  $R_2 = 470\Omega$ ,  $R_1 = 6.65k\Omega$

The bandwidth of the antilog amplifier circuit is approximately 500kHz.





FIGURE 5: Antilogarithmic Amplifier




**FIGURE 6:** Log Ratio Amplifier,  $V_{OUT} = K \text{ LOG } (V_2/V_1)$ ,  $K = 1\text{V/Decade}$  with Values Shown

**LOG RATIO AMPLIFIER**

The output of the log ratio amplifier is proportional to the ratio of its two input signals. The SSM-2100 is very well suited to this application because both the signal and reference inputs operate at true virtual ground. This eliminates the need for an external true current source as required by other types of log amplifiers.

The log ratio amplifier shown in Figure 6 has a dynamic range of  $10^5$  to  $10^{-1}$  if the output buffer of Figure 7 is not used. This is because the output amplifier (A<sub>1</sub>) can swing to a minimum of about 1.5V below ground and can only sink about 300μA maximum. Thus, the input current should not be more than one decade below the reference current.

For full four-quadrant operation, however, refer to the output buffer of Figure 7. The addition of this circuit will provide a ±5V output for reference/signal ratios from  $10^5$  to  $10^{-5}$  for a full 10-decade range.



**FIGURE 7:** Modification of Figure 6 for Four-Quadrant Operation



**TRIMMING THE SSM-2100**

Figure 8 shows the general trimming technique for the log and log ratio applications shown in Figures 3, 4 and 6. The trim schemes for scale factor ( $R_1$ ), input offset ( $R_x$ ,  $R_y$ ), and output offset ( $R_{REF}$ ) factor are shown. For log ratio applications, the input offset trim can be duplicated for the reference input.

The scale factor trim scheme is identical in all applications. Simply replace  $R_1$  with a 6.2k $\Omega$  resistor and 1k $\Omega$  potentiometer.

Input offset trimming removes errors from input bias current as well as amplifier offset. For optimum trim integrity, the use of the positive and negative reference voltages yields high rejection to variations in power supply voltages.

Output offset errors are essentially due to the mismatch between the base-emitter voltages of  $Q_1$  and  $Q_2$ . The output offset adjustment ( $R_{REF}$  scheme shown) applies to the inverting log amp and the antilog amplifier. Output offset is adjusted in the noninverting log amplifier by changing  $R_2$  in Figure 4. To adjust out the equivalent error in the log ratio amplifier, replace either of the 10k $\Omega$  input resistors with a 9k $\Omega$  resistor and 2k $\Omega$  potentiometer.

Unlike an operational amplifier, a log amp can not be trimmed with  $V_{IN} = 0$  since the log of zero would theoretically produce an infinite output voltage.

**LOG AMPLIFIER TRIM PROCEDURE**

Log amp trim for  $K = 1$ :

1. Apply full-scale input voltage or current and adjust output offset for the proper output.
2. Apply an input signal one decade down from full-scale and adjust the scale factor for the desired output.
3. Finally, with the minimum input signal applied, adjust the input offset trim for the correct minimum scale output voltage or current.

**ANTILOG AMPLIFIER TRIM PROCEDURE**

Antilog trimming for  $K = 1$ :

1. Set full-scale by grounding  $V_{IN}$  and adjusting the output offset trim until  $V_{OUT}$  is 10V.
2. Apply 1V to  $V_{IN}$  and adjust the scale factor for 1V output.
3. Set the  $V_{IN}$  to the maximum value to be used and adjust input offset trim for the minimum desired output. Using  $K = 1$ , adjust for  $V_{OUT}$  of 0.1V with  $V_{IN}$  at 2V.

BSSOLETTE




FIGURE 8: Trimming the SSM-2100