



# AMD Geode™ LX DB800 Development Board Mini-ITX-Baseboard Schematic

## NOTES:

1) THIS SCHEMATIC IS TARGETED AT AN AMD GEODE™ LX PROCESSOR AND CS5535/CS5536 COMPANION DEVICE BASED DESIGN.



## IMPORTANT NOTICE:

1. THIS DOCUMENT MAY NOT REFLECT THE MOST RECENT CHANGES IN BOARD DEVELOPMENT AND DEBUG. ANY DEVELOPER INTENDING TO USE THIS SCHEMATIC AS A REFERENCE SHOULD CONTACT THEIR LOCAL FIELD APPLICATIONS ENGINEER, REGIONAL SALES OFFICE, OR PROGRAM MANAGER FOR SCHEMATIC UPDATES, DESIGN RECOMMENDATIONS AND PCB LAYOUT GUIDELINES. AMD ALSO RECOMMENDS A DESIGN REVIEW OF BOTH THE SCHEMATIC DIAGRAM AND PCB LAYOUT BEFORE CONSIDERING PRODUCTION.
2. AMD RESERVES THE RIGHT TO CHANGE DESIGNS OR SPECIFICATIONS WITHOUT NOTICE. CUSTOMERS ARE ADVISED TO OBTAIN THE LATEST VERSIONS OF PRODUCT SPECIFICATIONS, WHICH SHOULD BE CONSIDERED IN EVALUATING A PRODUCT'S APPROPRIATENESS FOR A PARTICULAR USE.
3. AMD MAKES NO WARRANTIES, EXPRESSED OR IMPLIED, FOR MERCHANTABILITY OR FITNESS FOR A PARTICULAR APPLICATION. IN NO EVENT SHALL AMD BE LIABLE FOR ANY INDIRECT, SPECIAL, INCIDENTAL OR CONSEQUENTIAL DAMAGES AS A RESULT OF THE PERFORMANCE, OR FAILURE TO PERFORM, OF ANY AMD PRODUCT OR DOCUMENTATION.
4. © 2005 ADVANCED MICRO DEVICES, INC. ALL RIGHTS RESERVED. AMD, THE AMD ARROW LOGO, COMBINATIONS THEREOF, AND GEODE ARE TRADEMARKS OF ADVANCED MICRO DEVICES, INC. OTHER NAMES USED IN THIS PUBLICATION ARE FOR IDENTIFICATION PURPOSES ONLY AND MAY BE TRADEMARKS OF THEIR RESPECTIVE COMPANIES.


## Page Index

- PG01 : COVER PAGE
- PG02 : BLOCK DIAGRAM
- PG03 : NOTES
- PG04 : COM
- PG05 : FDD/IR/DEBUG
- PG06 : USB/ENET
- PG07 : IDE/CF
- PG08 : PCIO
- PG09 : AUDIO/KB/MS
- PG10 : TFT/VIP/VOP
- PG11 : CONFIG
- PG12 : CONFIG SETTINGS
- PG13 : VGA/MNTING HOLES
- PG14 : ATX POWER IN
- PG15 : USB POWER
- PG16 : LPC -> SUPER I/O
- PG17 : PARALLEL PORT
- PG18 : ETX CONN X1/X2
- PG19 : ETX CONN X3/X4

**\*AMD/LOGIC CONFIDENTIAL\***

Design Create Date = Monday, January 27, 2003		  <b>LOGIC PRODUCT DEVELOPMENT</b>	411 WASHINGTON AVE. N MINNEAPOLIS, MN 55401 PHONE: (612) 672-9495 FAX: (612) 672-9489
Title AMD Geode™ Mini-ITX-Baseboard Schematic			
Size B	Number 1001931	Rev 11	
Date Thursday, May 19, 2005	Project SALSA	Sheet 1 Of 19	

# Mini-ITX-Baseboard Block Diagram



PCI0  
 IDSEL: AD24  
 INT: C D A  
 B

Design Create Date = Monday, January 27, 2003

		<b>LOGIC PRODUCT DEVELOPMENT</b>	411 WASHINGTON AVE. N MINNEAPOLIS, MN 55401 PHONE: (612) 672-9495 FAX: (612) 672-9489
Title AMD Geode™ Mini-ITX-Baseboard Schematic			
Size B	Number 1001931	Rev 11	
Date Thursday, May 19, 2005	Project SALSA	Sheet 2 Of 19	

PROJECT:	AMD Geode™ LX-Mini-ITX-Baseboard Schematic
PART NUMBER:	1000369
ASSEMBLY NAME:	SDK-AMD
SCHEMATICS:	ECR

**IMPORTANT NOTES ABOUT THIS SCHEMATIC**

DESIGN NOTE: Example text for the design note to show the note inside the colored box.

1) DESIGN NOTES in grey are information notes.

DESIGN NOTE: Example text for the design note to show the note inside the colored box.

2) DESIGN NOTES in yellow are notes of caution.

DESIGN NOTE: Example text for the design note to show the note inside the colored box.

3) DESIGN NOTES in red are critical, and must be understood and followed.

INFORMATION IN THIS DOCUMENT IS PROVIDED IN CONNECTION WITH LOGIC PRODUCT DEVELOPMENT. NO LICENSE, EXPRESS OR IMPLIED, BY LOGIC PRODUCT DEVELOPMENT (LPD) OR OTHERWISE, TO ANY INTELLECTUAL PROPERTY RIGHTS IS GRANTED BY THIS DOCUMENT. EXCEPT AS PROVIDED IN LPD'S TERMS AND CONDITIONS OF SALE FOR SUCH PRODUCTS. LPD ASSUMES NO LIABILITY WHATSOEVER, AND LPD DISCLAIMS ANY EXPRESS OR IMPLIED WARRANTY, RELATING TO SALE AND/OR USE OF LPD PRODUCTS INCLUDING LIABILITY OR WARRANTIES RELATING TO FITNESS FOR A PARTICULAR PURPOSE, MERCHANTABILITY, OR INFRINGEMENT OF ANY PATENT, COPYRIGHT OR OTHER INTELLECTUAL PROPERTY RIGHT. LPD PRODUCTS ARE NOT INTENDED FOR USE IN MEDICAL, LIFE SAVING, LIFE SUSTAINING APPLICATIONS.

LPD MAY MAKE CHANGES TO SPECIFICATIONS AND PRODUCT DESCRIPTIONS AT ANY TIME, WITHOUT NOTICE. DESIGNERS MUST NOT RELY ON THE ABSENCE OR CHARACTERISTICS OF ANY FEATURES OR INSTRUCTIONS MARKED RESERVED OR UNDEFINED.


REVISIONS 5->6

1. REMOVED ALL 4PT CONNECTIONS, AND REMOVED THE DUPLICATE PAGE CONTAINING THE 31PIN CONNECTOR.
2. REMOVED THE SECOND USB 2.0 HOST CONTROLLER PAGE AND ALL ASSOCIATED COMPONENTS.


Design Create Date = Monday, January 27, 2003

		<b>LOGIC PRODUCT DEVELOPMENT</b>	411 WASHINGTON AVE. N MINNEAPOLIS, MN 55401 PHONE: (612) 672-9495 FAX: (612) 672-9489
---	---	--	--


Title AMD Geode™ Mini-ITX-Baseboard Schematic			Rev 11
Size B	Number 1001931	Date Thursday, May 19, 2005	
Project SALSA		Sheet 3 Of 19	





### COM1



### COM2



### COM3






#### REVISIONS 6->7

1. ADDED THIRD RS232 LEVEL SHIFTER FOR THE THIRD COM PORT

Design Create Date = Monday, January 27, 2003

		<b>LOGIC PRODUCT DEVELOPMENT</b>	411 WASHINGTON AVE. N MINNEAPOLIS, MN 55401 PHONE: (612) 672-9495 FAX: (612) 672-9489

Title AMD Geode™ Mini-ITX-Baseboard Schematic		
Size B	Number 1001931	Rev 11
Date Thursday, May 19, 2005	Project SALSA	Sheet 4 Of 19



REVISIONS 9->10


1. CHANGED FDD CONNECTOR TO PRE-KEYD TYPE

Design Create Date = Monday, January 27, 2003

				<b>LOGIC PRODUCT DEVELOPMENT</b>		411 WASHINGTON AVE. N MINNEAPOLIS, MN 55401 PHONE: (612) 672-9495 FAX: (612) 672-9489	
Title AMD Geode™ Mini-ITX-Baseboard Schematic							
Size B		Number 1001931				Rev 11	
Date Thursday, May 19, 2005			Project SALSA			Sheet 5 Of 19	


**DESIGN NOTE: PLACE HEADER NEAR THE ETHERNET CONNECTOR**

## ETHERNET /USB CONNECTOR



**DESIGN NOTE: Place ESD protection components as close to the USB/Ethernet connector as possible.**

## USB CONNECTORS



### REVISIONS 6->7



1. REMOVED R169, R171, R173, R175, R177, R179, R181, R183.
2. VERIFIED THAT THERE IS NOT TERMINATION BUILT INTO THE ENET/USB CONNECTOR.

### REVISIONS 5->6


1. REMOVED COMPONENTS THAT SUPPORTED DUAL ETHERNET SOLUTIONS.
2. VERIFIED WITH SEMTECS APP NOTE THAT SUPPLYING THE SRV05-4 PARTS WITH 5V IS OK.
3. CHANGED NOMINCLATURE FOR THE USB CONNECTORS TO USE "TYPE A, TYPE B ETC"

Design Create Date = Monday, January 27, 2003		<b>LOGIC PRODUCT DEVELOPMENT</b>	411 WASHINGTON AVE. N MINNEAPOLIS, MN 55401 PHONE: (612) 672-9495 FAX: (612) 672-9489
Title AMD Geode™ Mini-ITX-Baseboard Schematic			
Size B	Number 1001931	Rev 11	
Date Thursday, May 19, 2005	Project SALSA	Sheet 6 Of 19	


# COMPACT FLASH CONNECTOR Master/Slave (Type II)



**DESIGN NOTE**  
CSEL# :  
"0" MASTER  
"1" SLAVE



## IDE CONNECTOR



### REVISIONS 6->7


1. CHANGED IDE CONNECTOR TO BE A PART THAT IS SHIPPED WITH PIN 20 NOT LOADED. REMOVED J39 AND JP16 AS THEY ARE NO LONGER NEEDED TO SWITCH BTWN THE VOLTAGE SUPPLIED TO J6.20

### REVISIONS 5->6


1. CHANGED SUPPLY VOLTAGE OF THE CF SLOT TO 3.3V SINCE 5V CARDS ARE REQUIRED TO RUN AT 3.3V AS WELL.
2. ADDED CONFIG RESISTOR TO J6.20 ALLOWING THE OPTION TO SWITCH BTWN 3.3V AND 5V.
3. REMOVED R28 AND R224 AND REPLACED WITH A 3PIN JUMPER SUCH THAT THE VOLTAGE SUPPLIED TO THE IDE SLOT IS CONFIGURABLE AND ONE CANNOT SHORT VCC5 TO VCC3.

Design Create Date = Monday, January 27, 2003

		<b>LOGIC PRODUCT DEVELOPMENT</b>	411 WASHINGTON AVE. N MINNEAPOLIS, MN 55401 PHONE: (612) 672-9495 FAX: (612) 672-9489
			Title AMD Geode™ Mini-ITX-Baseboard Schematic Size B Number 1001931 Rev 11 Date Thursday, May 19, 2005 Project SALSA Sheet 7 Of 19



**PCI 33 or 66 MHz (3.3V slot)**



REVISIONS 8->9  
 1. CHANGED THE IDSEL ADDRESS TO PCI\_AD24


REVISIONS 6->7  
 1. REMAPPED THE IRQ ARCHITECTURE TO BE PCI=>ABCD -> NETS CDAB, REMOVED C52 (100uF ON -12V)

REVISIONS 6->7  
 1. REMAPPED THE IRQ ARCHITECTURE TO BE PCI=>ABCD -> NETS CDAB, REMOVED C52 (100uF ON -12V)

Design Create Date = Monday, January 27, 2003


		<b>LOGIC PRODUCT DEVELOPMENT</b>	411 WASHINGTON AVE. N MINNEAPOLIS, MN 55401 PHONE: (612) 672-9495 FAX: (612) 672-9489
Title AMD Geode™ Mini-ITX-Baseboard Schematic			
Size B	Number 1001931	Rev 11	
Date Thursday, May 19, 2005	Project SALSA	Sheet 8 Of 19	







LINE\_IN (Blue)  
HP\_OUT (Lime)  
MIC\_IN (Pink)

Buzzer



### SUPER I/O KEYBOARD/MOUSE



REVISIONS 8->9

1. CHANGED SPDIF OUT CONNECTOR TO STANDARD RCA JACK INSTEAD TO MATCH NX DESIGN AND MOVED THE SPDIF IN AND OUT CONNECTORS TO THIS PAGE.
  2. REMOVED SHORT BTWN LINEIN\_LEFT AND LINEIN\_RIGHT AT TOP OF C68.
- REVISIONS 6->7

REVISIONS 5->6


1. ADDED A CONFIG OPTION FOR POWERING THE KB/MOUSE WITH VCC5SB OR VCC5. FOR WAKE ON PS2. CHANGED THE POPULATION DEFAULT TO DEFAULT TO THE VCC5SB OPTION.

Design Create Date = Monday, January 27, 2003

		<b>LOGIC PRODUCT DEVELOPMENT</b>	411 WASHINGTON AVE. N MINNEAPOLIS, MN 55401 PHONE: (612) 672-9495 FAX: (612) 672-9489
--	--	--	--

Title AMD Geode™ Mini-ITX-Baseboard Schematic			Rev 11
Size B	Number 1001931		
Date Thursday, May 19, 2005	Project SALSA	Sheet 9 Of 19	


# VIP 8-BIT HEADER




LEAVE 10-PIN HEADER SPACING BETWEEN VIP HEADERS

# VIP 16-BIT HEADER

**LAYOUT NOTE: LEAVE 10-PIN HEADER SPACING BETWEEN VIP HEADERS J13 AND J14**



# VOP 8-BIT, 16-BIT & 24-BIT HEADER



**REVISIONS 8->9**


- 1. CHANGED NET NAMES FOR LDEM0D\_VIPHSYNC WAS RENAMED TO LDEM0D\_VIPVSYNC VDDEN\_VIPVSYNC WAS RENAMED TO VDDEN\_VIPVSYNC

**REVISIONS 6->7**


- 1. CHANGED J33 TO BE A 40PIN IDE STYLE CONNECTOR THAT IS PINNED OUT WITH THE SAME GNDS AS A STANDARD IDE CABLE, THIS CONNECTOR IS NOT SHROUDED.

# DISPLAY MODULE


## TFT 41-PIN CONNECTOR



## 6-PIN CONNECTOR





**DESIGN NOTE: DOTCLK\_SEL to Geode LX processor**  
 0 = TV\_DOT\_CLK  
 1 = 48MHz Clock from 5536



## 31-PIN CONNECTOR

**LAYOUT NOTE: ADD SILKSCREEN THAT SAYS: PANEL VCC SELECTION**



**REVISIONS 5->6**


- 1. ADDED NET VIPSYNC TO J13.20, REMOVED NETS LDEM0D\_VIPVSYNC AND VDDEN\_VIPVSYNC FROM J23.4,5 AND REPLACED WITH H\_SYNC AND V\_SYNC.
- 2. J23 WAS REPINNED TO PROPERLY MATCH THE FOOTPRINT.
- 3. REPLACED J35 WITH A THREE PIN HEADER SUCH THAT A USER IS UNABLE TO SHORT THE 5V TO 3V PLANE WITH THE SHUNT. ADDED A BUNCH OF SIGNALS TO THE 31PIN CONNECTOR J16.

Design Create Date = Monday, January 27, 2003		TSW-106-23-T-S			
		<b>LOGIC PRODUCT DEVELOPMENT</b>			
411 WASHINGTON AVE. N MINNEAPOLIS, MN 55401 PHONE: (612) 672-8495 FAX: (612) 672-8489					
Title	AMD Geode™ Mini-ITX-Baseboard Schematic		Rev	11	
Size	B	Number	1001931	Date	Thursday, May 19, 2005
Project	SALSA		Sheet	10 Of 19	


DESIGN NOTE: I2C address select

0	0	0	= 40h
0	0	1	= 42h
0	1	0	= 44h
0	1	1	= 46h
1	0	0	= 48h
1	0	1	= 4Ah
1	1	0	= 4Ch
1	1	1	= 4Eh

DEFAULT



DESIGN NOTE:  
Configuration header  
defined on next page



REVISIONS 8->9


1. CHANGE THE PORT ADDRESS TABLE FOR U5 TO 40,42,44,46,48,4A,4C, AND 4E.
2. CHANGED THE DEFAULT PORT ADDRESS OF U5 TO 40h TO MATCH NORWICH.

REVISIONS 6->7

1. PUT DEFAULT I2C GPIO ADDRESS INTO TABLE, CHANGED NET NAME OF DOTCLK\_SEL TO TV\_DOTCLK\_SEL.

REVISIONS 5->6

1. CHANGED NAME OF PAGE, CHANGED ADDRESS OF I2C DEVICE, ADDED NEW NET DIS\_MODULE# TO THE JUMPER SET.
2. VERIFIED THE PINOUT OF THE REQUESTED REPLACEMENT PART FOR THE IO EXPANDER => PCA9555 PART. IT IS A DROP IN.



DESIGN NOTE:  
DOTCLK\_SEL IS PULLED UP ON THE ETX SOM, THE DEFAULT WILL DISABLE THE TV DOTCLK REFERENCE

Design Create Date = Monday, January 27, 2003

		<b>LOGIC PRODUCT DEVELOPMENT</b>	411 WASHINGTON AVE. N MINNEAPOLIS, MN 55401 PHONE: (612) 672-9495 FAX: (612) 672-9489
Title AMD Geode™ Mini-ITX-Baseboard Schematic			
Size B	Number 1001931	Rev 11	
Date Thursday, May 19, 2005	Project SALSA	Sheet 11 Of 19	

Header Pins	Meaning for Flat Panel output	Pin Pair#	Header Pins	Meaning for TV output	Pin Pair#
28-27	Reserved	13	28-27	Extended SAV/EAV codes	13
26-25	Reserved	12		0 - Not used	
24-23 MSB	Panel refresh rate	11:9		1 - Added to stream	
22-21	000 - 60Hz		26-25 MSB	4:4:4 to 4:2:2 Conversion scheme	12:11
20-19 LSB	001 - 70Hz		24-23 LSB	00 - 4:2:2 Co-sited	
	010 - 72Hz			01 - 4:2:2 Interspersed, respective	
	011 - 75Hz			co-samples	
	100 - 85Hz			10 - 4:2:2 Interspersed, alternating	
	101 - 90Hz			successive samples	
	110 - 100Hz			11 - Reserved	
	101 - 111 Reserved		22-21	VIP 2.0 support level	10
18-17	VSync polarity	8		0 - 8-bit, level I	
	0 - Active low			1 - 16-bit, level II	
	1 - Active high		20-19 MSB	Output stream type	9:8
16-15	HSync polarity	7	18-17 LSB	00 - VIP 1.1	
	0 - Active low			01 - VIP 2.0	
	1 - Active high			10 - CCIR-656	
14-13	Reserved	6		11 - Reserved	
12-11	Data bus width and data type	5	16-15 MSB	Refresh rate	7:6
	0 - 9, 12, 18, 24 bit data bus,		14-13 LSB	00 - 50Hz	
	1 pixel per clock			01 - 59.94Hz	
	1 - 18, 24 bit data bus,			10 - 60Hz	
	2 pixels per clock			11 - Reserved	
10-9 MSB	Panel resolution	4:2	12-11	Interlace	5
8-7	000 - 320x240			0 - Interlaced	
6-5 LSB	001 - 640x480			1 - Non-interlaced (progressive)	
	010 - 800x600		10-9 MSB	TV resolution	4:2
	011 - 1024x768		8-7	000 - Reserved	
	100 - 1152x864		6-5	001 - 640x480	
	101 - 1280x1024			010 - 720x480	
	110 - 1600x1280			011 - 720x576	
	111 - Reserved			100 - 1280x720	
4-3	Panel Type	1		101 - 1920x1080	
	0 - TFT			111 - Reserved	
	1 - LVDS		4-3	Output path	1
				0 - TFT path	
				1 - Video Output port	
			2-1	Panel or TV mappings select	0
				0 - Flat panel output	
				1 - TV output	

REVISIONS 8->9









1. REMOVED THE 2-1 PANEL OR TV MAPPINGS SELECT PORTION OF THE TABLE (WAS REDUNDANT WITH MAIN TABLE).

Design Create Date = Monday, January 27, 2003



411 WASHINGTON AVE. N  
MINNEAPOLIS, MN 55401  
PHONE: (612) 672-9495  
FAX: (612) 672-9489

Title AMD Geode™ Mini-ITX-Baseboard Schematic		
Size B	Number 1001931	Rev 11
Date Thursday, May 19, 2005	Project SALSA	Sheet 12 Of 19




- REVISIONS 8->9
1. ADDED 75OHM IMPEDANCE MATCHING RESISTORS TO THE VGA INTERFACE.
- REVISIONS 7->8
1. CHANGED THE SYMBOL OF THE MINTING HOLES
- REVISIONS 6->7
1. CHANGED GROUNDING ON C10 FROM AGND TO DGND.

Design Create Date = Monday, January 27, 2003



Title AMD Geode™ Mini-ITX-Baseboard Schematic		
Size B	Number 1001931	Rev 11
Date Thursday, May 19, 2005	Project SALSA	Sheet 13 Of 19


# ATX Power



**DESIGN NOTE:** To ensure proper operation, 2nd generation (or later) ATX power supplies are required. Supply must supply at least 500mA on 5VSB.


**LAYOUT NOTE:** LABEL ON SILKSCREEN WHAT THE LED'S ARE

## POWER MANAGEMENT



### REVISIONS 6->7

1. REMOVED C13, FB7 AND REMOVED THE NET -5V FROM J3.18, WE DONT USE -5V THEREFORE NO BYPASSING IS NECESSARY.
2. CHANGED DEBOUNCE CKT ON PWRBTN AND EXTERNAL RESET BUTTON




BATTERY, LITIUM COIN CELL, 20MMX3.2M


### REVISIONS 8->9

1. CHANGED OUT THE SWITCHES TO MATCH THE NX DESIGN
2. CHANGED OUT THE LEDS TO MATCH THE NX DESIGN
3. CHANGED OUT THE THE BATTERY HOLDER TO MATCH NX.
4. ADDED LED DRIVEN BY NET MFGPT7\_SIOPEM#\_C1 FOR A PWR MANAGEMENT INDICATOR.
5. CHANGED EXTERNAL LED'S/SWITCHES HEADER TO MATCH NX, ADDED OR GATE FOR HD LIGHT TO SHOW EITHER CF CARD OR IDE SLOT ACTIVITY. REMOVED SIGNAL PSON# FROM HEADER. AND ADDED SPEAKER INPUT TO HEADER.

## CHASSIS CONTROL




### CONNECTION DIAGRAM




J2	
1-2	Normal
2-3	Clear CMOS


## SLPBTN



## PWRBTN



## RESET





Design Create Date = Monday, January 27, 2003



411 WASHINGTON AVE. N  
MINNEAPOLIS, MN 55401  
PHONE: (612) 672-9495  
FAX: (612) 672-9489

Title AMD Geode™ Mini-ITX-Baseboard Schematic		
Size B	Number 1001931	Rev 11
Date Thursday, May 19, 2005	Project SALSA	Sheet 14 Of 19



**REVISIONS 9->10**

1. FIXED MISTAKE ON U2, U3 THAT HAD THE ENABLES AND FLAGS SWAPPED ON CHANNEL A
- REVISIONS 8->9**
1. FIXED MISTAKE ON U2 THAT HAD ENABLE AND FLGB CROSSED.
  2. CHANGED USB\_EN1#/EN2# TO USB\_EN1 AND USB\_EN2 BECAUSE THEY ARE ACTIVE HIGH SIGNALS.
  3. CHANGED OUT THE MICREL USB POWER SWITCHES FROM THE MIC2076-2BM TO THE MIC2026-1BM WHICH IS ACTIVE HIGH INPUTS.


**REVISIONS 6->7**

1. FIXED DANGLING NET ON FB16.



**REVISIONS 5->6**

1. REMOVED THE UNNECESSARY CAPS ON VCC\_USB0, VCC\_USB1, VCC\_USB2, VCC\_USB3. REMOVED THE FUSES ON THE OUTPUTS OF THE POWER SWITCHES, THEY ARE REDUNDANT. REPOSITIONED THE FERRITES.


Design Create Date = Monday, January 27, 2003		<b>LOGIC PRODUCT DEVELOPMENT</b>	411 WASHINGTON AVE. N MINNEAPOLIS, MN 55401 PHONE: (612) 672-9495 FAX: (612) 672-9489
Title AMD Geode™ Mini-ITX-Baseboard Schematic			
Size B	Number 1001931	Rev 11	
Date Thursday, May 19, 2005		Project SALSA	Sheet 15 Of 19



- REVISIONS 8->9
1. CHANGED THE PULLUP VOLTAGE ON THE STRAPS R162-R167. TO VCC5VSB
  2. CHANGED THE THE STRAP CONFIG TO RESOLVE FDD CONFLICT, R166 NOPOP, R167 POP
  3. CHANGED WHAT NET PIN U13.67 IS CONNECTED TO, CHANGED TO PCI\_PME#.
- REVISIONS 6->7
1. CHANGED PULLUP VOLTAGE ON KB/MS TO VCCKB BECAUSE IT IS SWITCHABLE BTWN 5V AND 3.3V.
- REVISIONS 5->6
1. REMOVED R157,158,159,160 THEY WERE REDUNDANT.
  2. ADDED NET MFGPT7\_SIO\_PME#\_C1 TO U13.67
  3. ADDED IR MUX CKT



RTS#1	I/O Port	TXD2	CLK IN
0	2E	0	24MHz
1	4E	1	48MHz




DESIGN NOTE: Default setting for IR support is the IOC.

Design Create Date = Monday, January 27, 2003

		<b>LOGIC PRODUCT DEVELOPMENT</b>	411 WASHINGTON AVE. N MINNEAPOLIS, MN 55401 PHONE: (612) 672-9495 FAX: (612) 672-9489
Title AMD Geode™ Mini-ITX-Baseboard Schematic			
Size B	Number 1001931	Rev 11	
Date Thursday, May 19, 2005	Project SALSA	Sheet 16 Of 19	







DESIGN NOTE:  
Place series RES Network close to Super IO  
RN5, RN6, RN7

REVISIONS 5->6  
1. ADDED A SERIES DIODE BETWEEN THE PULLUP RESISTORS AND THE VCC5 PLANE.

Design Create Date = Monday, January 27, 2003			<b>LOGIC PRODUCT DEVELOPMENT</b>	411 WASHINGTON AVE. N MINNEAPOLIS, MN 55401 PHONE: (612) 672-9495 FAX: (612) 672-9489
Title AMD Geode™ Mini-ITX-Baseboard Schematic				
Size B	Number 1001931	Rev 11		
Date Thursday, May 19, 2005	Project SALSA	Sheet 17 Of 19		







REVISIONS 8->9

1. FIXED ERROR CONCERNING THE OES ON U10 THEY WERE TIED HIGH (DISAB LED) THEY ARE NOW TIED LOW.
2. RENAMED THE NETS: LDMOD\_VIPHSYNC WAS RENAMED TO LDMOD\_VIPVSYNC. VDDEN\_VIPVSYNC WAS RENAMED TO VDDEN\_VIPHSYNC.

REVISIONS 5->6

1. ADDED NETS VIPVSYNC TO J19.27, RV\_DOT\_CLK TO J21.9. REMOVED NETS SIO\_IRTX, SIO\_IRRX FROM J21.63,77.



Design Create Date = Monday, January 27, 2003

				<b>LOGIC PRODUCT DEVELOPMENT</b>		411 WASHINGTON AVE. N MINNEAPOLIS, MN 55401 PHONE: (612) 672-9495 FAX: (612) 672-9489	
Title AMD Geode™ Mini-ITX-Baseboard Schematic							
Size B	Number 1001931						Rev 11
Date Thursday, May 19, 2005		Project SALSA				Sheet 19 Of 19	

