



AMD Socket AM2 with AMD M690T Chipset Reference Schematic

NOTES:

- 1) This schematic supports the AMD Socket AM2 CPU devices.
- 2) These are "Reference Schematics" and as such they have not been verified by an actual board build.
- 3) This reference schematic supports AMD M960T revision A12 or later. If A12 or later revision is not used, please see your customer support representative for the necessary application notes for workarounds.
- 4) This reference schematic supports SB600 revision A21 or later. If A21 or later revision is not used, please see your customer support representative for the necessary application notes for workarounds.
- 5) Unless otherwise specified, resistors have 5% tolerance.
- 6) Unless otherwise specified, capacitors have 20% tolerance.

Page	Index
1	Cover Page
2	Revision History
3	Block Diagram
4	Clock Structure
5	Power Configuration (1)
6	Power Configuration (2)
7	Reset & Voltage Sequence
8	Socket AM2 HT Interface
9	Socket AM2 DDRII Memory Interface
10	Socket AM2 Control & Debug
11	Socket AM2 Power & Ground
12	SODIMM DDR2
13	M690T HT, PCI, PCIe(R), PCIe Graphics Port
14	M690T PLL and Video Interface
15	M690T Power and Side Port Memory Interface
16	Clock Generator

Page	Index
17	SB600 PCIe, PCI, LPC, Straps, & CPU Control
18	SB600 ACPI, GPIO, USB, and Audio Interfaces
19	SB SATA, IDE, SPI, and HW Management Interfaces
20	SB600 Power
21	CRT Connector
22	Broadcom Ethernet Controller
23	Realtek Audio Codec
24	LPC BIOS
25	USB Power and Connectors
26	Power Main System, SB600 PCIe, & Other
27	Standby Power & Powergood
28	Power for CPU Core
29	Power for DDR2 Memory and Interface
30	Power M690T Core, PCIe Interface
31	Unused Interfaces

IMPORTANT NOTICE:

1. THIS DOCUMENT MAY NOT REFLECT THE MOST RECENT CHANGES IN BOARD DEVELOPMENT AND DEBUG. ANY DEVELOPER INTENDING TO USE THIS SCHEMATIC AS A REFERENCE SHOULD CONTACT THEIR LOCAL FIELD APPLICATIONS ENGINEER, REGIONAL SALES OFFICE, OR PROGRAM MANAGER FOR SCHEMATIC UPDATES, DESIGN RECOMMENDATIONS AND PCB LAYOUT GUIDELINES. AMD ALSO RECOMMENDS A DESIGN REVIEW OF BOTH THE SCHEMATIC DIAGRAM AND PCB LAYOUT BEFORE CONSIDERING PRODUCTION.
2. AMD RESERVES THE RIGHT TO CHANGE DESIGNS OR SPECIFICATIONS WITHOUT NOTICE. CUSTOMERS ARE ADVISED TO OBTAIN THE LATEST VERSIONS OF PRODUCT SPECIFICATIONS, WHICH SHOULD BE CONSIDERED IN EVALUATING A PRODUCT'S APPROPRIATENESS FOR A PARTICULAR USE.
3. AMD MAKES NO WARRANTIES, EXPRESSED OR IMPLIED, FOR MERCHANTABILITY OR FITNESS FOR A PARTICULAR APPLICATION. IN NO EVENT SHALL AMD BE LIABLE FOR ANY INDIRECT, SPECIAL, INCIDENTAL OR CONSEQUENTIAL DAMAGES AS A RESULT OF THE PERFORMANCE, OR FAILURE TO PERFORM, OF ANY AMD PRODUCT OR DOCUMENTATION.
4. AMD'S PRODUCTS ARE NOT DESIGNED, INTENDED, AUTHORIZED OR WARRANTED FOR USE AS COMPONENTS IN SYSTEMS INTENDED FOR SURGICAL IMPLANT INTO THE BODY, OR IN OTHER APPLICATIONS INTENDED TO SUPPORT OR SUSTAIN LIFE, OR IN ANY OTHER APPLICATION IN WHICH THE FAILURE OF AMD'S PRODUCT COULD CREATE A SITUATION WHERE PERSONAL INJURY, DEATH, OR SEVERE PROPERTY OR ENVIRONMENTAL DAMAGE MAY OCCUR.

DESIGN CONSIDERATIONS

DESIGN NOTE:
Example text for informational design notes.

DESIGN NOTE:
Example text for cautionary design notes.

DESIGN NOTE:
Example text for critical design notes.

LAYOUT NOTE:
Example text for critical layout guidelines.

(c)2007 AMD, THE AMD ARROW LOGO, AND COMBINATIONS THEREOF, AND AMD SMARTER CHOICE LOGO ARE TRADEMARKS OF ADVANCED MICRO, DEVICES INC. HYPERTRANSPORT IS A LICENSED TRADEMARK OF HYPERTRANSPORT TECHNOLOGY CONSORTIUM. PCI-E IS A REGISTERED TRADEMARK OF PCI-SIG. OTHER NAMES USED IN THIS PUBLICATION ARE FOR IDENTIFICATION PURPOSES ONLY AND MAY BE TRADEMARKS OF THEIR RESPECTIVE OWNERS.

AMD CONFIDENTIAL


Advanced Micro Devices 1351 South Sunset St. Longmont, CO 80501			
Title AMD_AM2 / AMD M690T Reference Schematic			
PID 42684	Date: Friday, April 20, 2007		Rev 0.5
Size Custom	Sheet 1 of 31		

Cover page

REVISION HISTORY:


REV	DATE	NOTES
0.5	04/20/2007	Preliminary release

AMD CONFIDENTIAL

Advanced Micro Devices 1351 South Sunset St. Longmont, CO 80501			
Title AMD_AM2 / AMD M690T Reference Schematic			
PID 42684		Rev 0.5	
Size Custom	Date: Friday, April 20, 2007	Sheet 2 of 31	

Revision History


REFERENCE DESIGN FOR SOCKET S1 / M690T / SB600



AMD CONFIDENTIAL

Advanced Micro Devices 1351 South Sunset St. Longmont, CO 80501		AMD	
Title AMD_AM2 / AMD M690T Reference Schematic			
PID 42684	Date: Friday, April 20, 2007		Rev 0.5
Size Custom	Sheet 3 of 31		

Block Diagram



AMD CONFIDENTIAL

Advanced Micro Devices 1351 South Sunset St. Longmont, CO 80501		AMD	
Title AMD_AM2 / AMD M690T Reference Schematic			
PID 42684	Date: Friday, April 20, 2007		Rev 0.5
Size Custom	Sheet 4 of 31		


Clock Structure



	POWER RAIL		S0	S1	S3	S4	S5
	SOURCE NET	V (NET NAME)					
INPUT VOLTAGE	VCC_12V	+12V	ON	ON	OFF	OFF	OFF
SYSTEM POWER	VCC3P3V_ALW	+3.3V	ON	ON	ON	ON	ON
	VCC1P2V_ALW	+1.2V	ON	ON	ON	ON	ON
	VCC3P3V_DUAL	+3.3V	ON	ON	ON	ON	ON
	VCC5V	+5V	ON	ON	OFF	OFF	OFF
	VCC3P3V	+3.3V	ON	ON	OFF	OFF	OFF
CPU	CPU_VDD_RUN	VID[5:0]	ON	ON	OFF	OFF	OFF
	VCC1P2V	+1.2V	ON	ON	OFF	OFF	OFF
	CPU_VDDA_RUN	+2.5V	ON	ON	OFF	OFF	OFF
CPU & MEMORY	CPU_VDDIO_SUS	+1.8V	ON	ON	ON	OFF	OFF
	CPU_M_VREF_SUS	+0.9V	ON	ON	ON	OFF	OFF
	MEM_M_VREF_SUS	+0.9V	ON	ON	ON	OFF	OFF
	CPU_VTT_SUS	+0.9V	ON	ON	ON	OFF	OFF
RS690T	VCC1P2V_NB	+1.2V (VDDC)	ON	ON	OFF	OFF	OFF
	VCC1P2V	+1.2V (VDDA_12)	ON	ON	OFF	OFF	OFF
	VCC1P2V	+1.2V (VDD_HT)	ON	ON	OFF	OFF	OFF
	VCC1P2V	+1.2V (VDDPLL)	ON	ON	OFF	OFF	OFF
	VCC1P2V	+1.2V (PLLVD12)	ON	ON	OFF	OFF	OFF

	POWER RAIL		S0	S1	S3	S4	S5
	SOURCE NET	V (NET NAME)					
RS690T	VCC1P8V	+1.8V (PLLVD18)	ON	ON	OFF	OFF	OFF
	VCC1P8V	+1.8V (LVDDR18,LPVDD)	ON	ON	OFF	OFF	OFF
	VCC1P8V	+1.8V (VDD_18)	ON	ON	OFF	OFF	OFF
	VCC1P8V	+1.8V (HTPVDD)	ON	ON	OFF	OFF	OFF
	VCC1P8V	+1.8V (AVDDI)	ON	ON	OFF	OFF	OFF
	VCC1P8V	+1.8V (AVDDQ)	ON	ON	OFF	OFF	OFF
	VCC3P3V	+3.3V (VDDR3,LVDDR33)	ON	ON	OFF	OFF	OFF
	VCC3P3V	+3.3V (AVDD)	ON	ON	OFF	OFF	OFF
SB600	VCC1P2V_SB	+1.2V (VDD)	ON	ON	OFF	OFF	OFF
	VCC1P2V_SB	+1.2V(PCIE_PVDD)	ON	ON	OFF	OFF	OFF
	VCC1P2V_SB	+1.2V(PCIE_VDDR)	ON	ON	OFF	OFF	OFF
	VCC1P2V_SB	+1.2V(PLLVD_SATA)	ON	ON	OFF	OFF	OFF
	VCC1P2V_SB	+1.2V(AVDD_SATA)	ON	ON	OFF	OFF	OFF
	VCC1P2V_SB	+1.2V (AVDDCK_1.2V)	ON	ON	OFF	OFF	OFF
	VCC1P2V_ALW	+1.2V (S5_1.2V)	ON	ON	ON	ON	ON
	VCC1P2V_ALW	+1.2V(USN_PHY_1.2V)	ON	ON	ON	ON	ON
	VCC3P3V_DUAL	+3.3V (AVDDC)	ON	ON	ON	ON	ON
	VCC3P3V	+3.3V(XTLVDD_SATA)	ON	ON	OFF	OFF	OFF
	VCC3P3V	+3.3V (VDDQ)	ON	ON	OFF	OFF	OFF
	VCC3P3V	+3.3V (AVDD)	ON	ON	OFF	OFF	OFF
	VCC3.3V_ALW	+3.3V (S5_3.3V)	ON	ON	ON	ON	ON
	VCC3P3V_DUAL	+3.3V (AVDDTX_RX)	ON	ON	ON	ON	ON
	VCC3P3V	+3.3V (AVDDCK_3.3V)	ON	ON	OFF	OFF	OFF
	VCC1P8V	+1.8V (CPU_PWR)	ON	ON	OFF	OFF	OFF
	VCC5V	+5V (V5_VREF)	ON	ON	OFF	OFF	OFF

POWER ON SEQUENCING REQUIREMENT BY PARTS
<p>CPU PIN(BALL): VDDIO & VTT & VDDA -> VDD -> VLDT NET NAME: CPU_VDDIO_SUS & CPU_VTT_SUS & CPU_VDDA_RUN -> CPU_VDD_RUN -> VCC1P2V</p>
<p>RS690T PIN(BALL): 3.3V (VDDR3, LVDDR33, AVDD) -> 1.8V DISPLAY AND PLL(PLLVD18, IOPLLVD18, LVDDR18D, LPVDD, AVDDI, AVDDQ, HTPVDD, VDD_18) -> 1.8V MEMORY(VDD_MEM) -> 1.2V PLL (PLLVD12, IOPLLVD12) -> 1.2V VDD NET NAME: VCC3P3V (VDDR3, LVDDR33, AVDD) -> VCC1P8V (PLLVD18D, IOPLLVD18, LVDDR18D, LPVDD, AVDDI, AVDDQ, HTPVDD, VDD_18) -> MEM_VDDQ (VDD_MEM) -> VCC1P2V (PLLVD12, IOPLLVD12) -> VCC1P2V_NB THERE ARE NO SPECIFIC REQUIREMENTS FOR THE FOLLOWING 1.2V RAILS: VDD_HT, VDDA_12, AND VDD_PLL</p>
<p>SB600 THERE ARE NO SPECIFIC POWER SEQUENCING REQUIREMENTS OTHER THAN 5V VREF AND VDDQ. VDDQ(3.3V) MUST NOT EXCEED V5_VREF BY MORE THAN 0.6V AT ANY TIME DURING RAMP UP, STEADY STATE, OR RAMP DOWN. NET NAME: VCC5V, VCC3P3V -> VCC1P2V_SB</p>

AMD CONFIDENTIAL

Advanced Micro Devices 1351 South Sunset St. Longmont, CO 80501			
Title AMD_AM2 / AMD M690T Reference Schematic			
PID 42684	Date: Friday, April 20, 2007		Rev 0.5
Size Custom	Sheet 5 of 31		



PCI DEVICES IRQ TABLE				
DEVICE	IDSEL#	REQ/GNT#	PCI INT	CLOCK
M690T VGA	N/A	N/A	A	
SB600	AD31(INT)	N/A	N/A	
ATA	AD31	N/A	A	INT
AC97/HD	AD31	N/A	B	INT
USB	AD30	N/A	D	INT

SMBUS TABLE		
SOURCE	BALL(PIN) NAME	LINKED DEVICES
M690T	DACSCL/DACSDA	CRT
	I2C_CLK/I2C_DATA	LVDS
SB600	SCL0/SDA0	SO-DIMM / CLK_GEN / THERM_SENSOR
	SCL1/SDA1	GBIT ETHERNET

DEFAULT JUMPER SETTING FOR POWER ON		
JUMPER	DEF.	FUNCTION
JU5	1-2	CMOS NORMAL MODE OR CLEAR CMOS
JU7	1-2	SPI BIOS PROGRAMMING SELECTION


Power Configuration (2)

AMD CONFIDENTIAL

Advanced Micro Devices
1351 South Sunset St.
Longmont, CO 80501

Title: **AMD_AM2 / AMD M690T Reference Schematic**
 PID: **42684** Rev: **0.5**
 Size: Custom Date: Friday, April 20, 2007 Sheet **6** of **31**

POWER ON/OFF SEQUENCE




AMD CONFIDENTIAL



Advanced Micro Devices 1351 South Sunset St. Longmont, CO 80501		AMD	
Title AMD_AM2 / AMD M690T Reference Schematic			
PID 42684	Rev 0.5		
Size Custom	Date: Friday, April 20, 2007	Sheet 7	of 31

Reset and Voltage Sequence

DESIGN NOTE: VLDT_Ax or VLDT_Bx can be connected to VCC1P2V.
 Layout considerations should decide which group is connected to VCC1P2V. If VLDT_Ax pins are connected to VCC1P2V then VLDT_Bx pins should be connected to a single 4.7uF CAP. Conversely, if VLDT_Bx pins are connected to VCC1P2V then VLDT_Ax pins should be connected to a single 4.7uF CAP.




AMD Socket AM2




Socket AM2 HyperTransport™ Interface

AMD CONFIDENTIAL


Advanced Micro Devices 1351 South Sunset St. Longmont, CO 80501		AMD	
Title AMD_AM2 / AMD M690T Reference Schematic			
PID 42684	Date: Friday, April 20, 2007		Rev 0.5
Size Custom	Sheet 8		of 31




AMD Socket AM2





AMD Socket AM2



AMD Socket AM2



AMD Socket AM2




Socket AM2 Power and Ground






AMD CONFIDENTIAL



Title		AMD_AM2 / AMD M690T Reference Schematic	
PID	42684	Rev	0.5
Size	Custom	Date	Friday, April 20, 2007
Sheet	11	of	31



DESIGN NOTE: Layout designer must be given maximum freedom to swap R-packs for best signal routing.




DIMM DDR2

AMD CONFIDENTIAL

Advanced Micro Devices
 1351 South Sunset St.
 Longmont, CO 80501

AMD

Title **AMD_AM2 / AMD M690T Reference Schematic**
 PID **42684** Rev **0.5**
 Size Custom Date: **Friday, April 20, 2007** Sheet **12** of **31**



PART 1 OF 6


HYPER TRANSPORT CPU I/F

M690T

LAYOUT NOTE: Place close to M690T.

LAYOUT NOTE: Place close to M690T.

LAYOUT NOTE: If signals are passing through a connector, place caps close to connector. If not, then place close to M690T.



PART 2 OF 6

PCIe I/F SB

PCIe I/F GPP


M690T

AMD M690T HyperTransport™, PCIe(R), and PCIe Graphics


AMD CONFIDENTIAL

Advanced Micro Devices
1351 South Sunset St.
Longmont, CO 80501

Title: AMD_AM2 / AMD M690T Reference Schematic
PID: 42684 Rev: 0.5
Size: Custom Date: Friday, April 20, 2007 Sheet: 13 of 31





M690T Strapping Table				
	DFT_GPIO1	DFT_GPIO0	DFT_GPIO[4:2]	DFT_GPIO5
PULL HIGH (internally pulled high)	Use Hardware values REQUIRED SET	Memory side port not available REQUIRED SET	These pin straps are used to configure PCIe General Purpose Port (GPP) mode: 111: Register defined configuration, register default setting to Config E 101: Config A - 4-0-0-0-0 101: Config B - 4-4 100: Config C - 4-2-2 011: Config D - 4-2-1-1 010: Config E - 4-1-1-1-1	Enable debug bus via the memory IO pads, if available in the package. Use default values. REQUIRED SET
PULL LOW		Memory side port available	All other setting are register defined configuration, register default setting to Config E	Use the memory data bus to output the debug bus



AMD CONFIDENTIAL

Advanced Micro Devices
1351 South Sunset St.
Longmont, CO 80501

Title: **AMD_AM2 / AMD M690T Reference Schematic**
 PID: **42684** Rev: **0.5**
 Size: Custom Date: Friday, April 20, 2007 Sheet: **14** of **31**




AMD CONFIDENTIAL

Advanced Micro Devices
 1351 South Sunset St.
 Longmont, CO 80501

Title: **AMD_AM2 / AMD M690T Reference Schematic**
 PID: **42684** Rev: **0.5**
 Size: Custom Date: Friday, April 20, 2007 Sheet: **15** of **31**

AMD M690T Power and Side Port Memory Interface



LAYOUT NOTE: Place decoupling caps close to the power pins.

DESIGN NOTE: Parallel Resonance Crystal.

DESIGN NOTE: Spread spectrum is controlled by software using the SM Bus interface. See the datasheet for details.

DESIGN NOTE:
 $I_{oh} = 5 \cdot I_{ref} (2.32mA)$
 $V_{oh} = 0.71V @ 60 \text{ ohm}$

DESIGN NOTE:
 CLKREQA# CONTROL SRC7, 6, 5
 CLKREQB# CONTROL SRC4, 3, 2, ATIG3
 CLKREQC# CONTROL SRC1, 0, ATIG2, 1, 0

LAYOUT NOTE: Place all serial and parallel termination resistors close to the clock generator.








DESIGN NOTE: Clock generator strapped for:
 - 200MHz CPU
 - 100MHz SRCCLK
 - 33MHz PCI
 - 48MHz USB

AMD CONFIDENTIAL

Advanced Micro Devices
 1351 South Sunset St.
 Longmont, CO 80501


Title: **AMD_AM2 / AMD M690T Reference Schematic**
 PID: **42684** Rev: **0.5**
 Size: Custom Date: Friday, April 20, 2007 Sheet: **16** of **31**

Clock Generator




STRAPS				
	AC_SDOUT	LPC_CLK (PCI_CLK4)	ROM_CLK (PCI_CLK6)	PCI_CLK (PCI_CLK1)
PULL HIGH	USE DEBUG STRAPS	USE INT. PLL48.	CPU IF= AMD REQUIRED SET	ROM TYPE: * H, H = SPI ROM H, L = SPI ROM
PULL LOW	IGNORE DEBUG STRAPS REQUIRED SET	USE EXT. 48MHZ REQUIRED SET	CPU IF= OTHER	L, H = LPC ROM REQUIRED SET L, L = FWB ROM

* PCI ROM is not supported for SB600 Rev A21 or later.



DEBUG STRAPS						
	PCI_AD28	PCI_AD27	PCI_AD26	PCI_AD25	PCI_AD24	PCI_AD23
PULL HIGH	USE LONG RESET REQUIRED SET	USE PCI PLL REQUIRED SET	USE ACPI BCLK REQUIRED SET	USE IDE PLL REQUIRED SET	USE DEFAULT PCIE STRAPS REQUIRED SET	BOOTFAIL TIMER DISABLED REQUIRED SET
PULL LOW	USE SHORT RESET	BYPASS PCI PLL	BYPASS ACPI BCLK	BYPASS IDE PLL	USE EEPROM PCIE STRAPS	BOOTFAIL TIMER ENABLED



AMD CONFIDENTIAL


Advanced Micro Devices
1351 South Sunset St.
Longmont, CO 80501

AMD

Title: **AMD_AM2 / AMD M690T Reference Schematic**
 PID: **42684** Rev: **0.5**
 Size: Custom Date: Friday, April 20, 2007 Sheet: **17** of **31**

SB600 PCIe(R), PCI, LPC, straps, and CPU control

1-2: NORMAL
2-3: CMOS CLEAR




DESIGN NOTE: EXCDx_CPPE# and EXCDx_RST# are required signals for PCI Express Module Connectors. For BIOS compatibility, designers should use the GPIOs shown in this design. If not needed leave unconnected.

DESIGN NOTE: No 10K pull-down on AZ_RST# on rev A21 and newer.

LAYOUT NOTE: Place caps close to the SB600.

AMD CONFIDENTIAL

Advanced Micro Devices
 1351 South Sunset St.
 Longmont, CO 80501




Title: **AMD_AM2 / AMD M690T Reference Schematic**
 PID: **42684** Rev: **0.5**
 Size: Custom Date: Friday, April 20, 2007 Sheet: **18** of **31**

SB600 ACPI, GPIO, USB, and Audio Interfaces

DESIGN NOTE: Hardware monitoring pins HWM_VIN[7:0] are not validated and not recommended at this time.

LAYOUT NOTE: Place SATA AC coupling caps near the SB600.




LAYOUT NOTE: Place cap near the SB600 ball.

LAYOUT NOTE: Place cap near the SB600 ball.

DESIGN NOTE: AVDD_SATA voltage requirements are different on revisions prior to rev A21. See your field service representative for details.

LAYOUT NOTE: Place resistor close to SB600 and make sure that HWM_AGND TRACE is at least 10MIL wide.

DESIGN NOTE: TEMPIN[2:0] pins are not validated and not recommended for use.





AMD CONFIDENTIAL

Advanced Micro Devices
1351 South Sunset St.
Longmont, CO 80501

Title: **AMD_AM2 / AMD M690T Reference Schematic**
 PID: **42684** Rev: **0.5**
 Size: Custom Date: Friday, April 20, 2007 Sheet: **19** of **31**

SB600 SATA, IDE, SPI, and Hardware Management Interfaces



AMD CONFIDENTIAL

Advanced Micro Devices 1351 South Sunset St. Longmont, CO 80501		AMD	
Title AMD_AM2 / AMD M690T Reference Schematic			
PID 42684		Rev 0.5	
Size Custom	Date: Friday, April 20, 2007	Sheet 21	of 31



CRT Connector

DESIGN NOTE: Contact Broadcom for implementation details on the BCM5787.





DESIGN NOTE: NVRAM strapping

	R1(SCLK)	R2(CS#)	R3(SI)
EEPROM 24C64/256	1	0	1
MICROCHIP	0	0	0
ATMEL AT45DB011B	1	1	0



DESIGN NOTE: Verify with Ethernet controller supplier for best choice of connector and connectivity.

DESIGN NOTE: Contact Broadcom for implementation details on pin ENERGY_DET.





Broadcom Ethernet Controller

AMD CONFIDENTIAL

Advanced Micro Devices
1351 South Sunset St.
Longmont, CO 80501

Title: **AMD_AM2 / AMD M690T Reference Schematic**
 PID: **42684** Rev: **0.5**
 Size: Custom Date: Friday, April 20, 2007 Sheet: **22** of **31**




DESIGN NOTE: Use 14.318MHz external clock


AMD CONFIDENTIAL

Advanced Micro Devices 1351 South Sunset St. Longmont, CO 80501		AMD
Title AMD_AM2 / AMD M690T Reference Schematic		
PID 42684	Rev 0.5	
Size Custom	Date: Friday, April 20, 2007	Sheet 23 of 31


Realtek Audio Codec



LAYOUT NOTE: Place ESD protection components as close to the USB/Ethernet connector as possible.



DESIGN NOTE: Power supply solution must be able to provide sufficient current on VCC5V to power each USB port with 500mA.





LAYOUT NOTE: Place ESD protection components as close to the USB/Ethernet connector as possible.

USB Power and Connectors



AMD CONFIDENTIAL

Advanced Micro Devices 1351 South Sunset St. Longmont, CO 80501		
Title	AMD_AM2 / AMD M690T Reference Schematic	
PID	42684	Rev 0.5
Size	Custom	Date: Friday, April 20, 2007
		Sheet 25 of 31

DESIGN NOTE: Generic power supply connector. Should provides +12V @ 7A for this reference design.




DESIGN NOTE: Provides for 4 ports USB. If more ports then use higher capacity supply such as the AOX1014.




DESIGN NOTE: $VCC1P2V_ALW = 1.216 * (1 + (R2/R1))$

AMD CONFIDENTIAL


Advanced Micro Devices 1351 South Sunset St. Longmont, CO 80501			
AMD			
Title	AMD_AM2 / AMD M690T Reference Schematic		
PID	42684	Rev	0.5
Size	Custom	Date	Friday, April 20, 2007
Sheet	26	of	31




DESIGN NOTE: Enable CPU_VDDIO_SUS, CPU_VTT_SUS, and CPU_VDDA_RUN






DESIGN NOTE: Enable VLDT_RUN & VCC1P2V_NB for RS690T, VDD1P2V for RS690T, and VCC1P2V_SB for SB600.



DESIGN NOTE: The SB600 specification indicates that the function of WDT has not been qualified as of 1-16-2007.



PWRBTN



AMD CONFIDENTIAL

Advanced Micro Devices 1351 South Sunset St. Longmont, CO 80501			
Title	AMD_AM2 / AMD M690T Reference Schematic		
PID	42684	Rev	0.5
Size	Custom	Date	Friday, April 20, 2007
		Sheet	27 of 31

Standby Power and Powergood

DESIGN NOTE: CPU_VDD_RUN=387.5mV to 1.55V @ 35A max, 37W max.

DESIGN NOTE: Offset voltage is not required for this design. If it is required contact device manufacture for details on use of the OFS and REF pins

LAYOUT NOTE: Place thermistor near MOSFET's and Inductors if temp monitoring is desired.

DESIGN NOTE: If power output and temp monitoring is desired contact device manufacture for details on proper use of the POUT, VRHOT# and THRM pins.



LAYOUT NOTE: Route as a differential pair.

LAYOUT NOTE: Route as a differential pair.

DESIGN NOTE: For single phase auto skip use 0 Ohm. For dual phase auto skip use 3.01K ohm.

SUPPORTED VID CODES

VID[5:0]	Voltage(V)	VID[5:0]	Voltage(V)
000000b	1.5500	100000b	0.7625
000001b	1.5250	100001b	0.7500
000010b	1.5000	100010b	0.7375
000011b	1.4750	100011b	0.7250
000100b	1.4500	100100b	0.7125
000101b	1.4250	100101b	0.7000
000110b	1.4000	100110b	0.6875
000111b	1.3750	100111b	0.6750
001000b	1.3500	101000b	0.6625
001001b	1.3250	101001b	0.6500
001010b	1.3000	101010b	0.6375
001011b	1.2750	101011b	0.6250
001100b	1.2500	101100b	0.6125
001101b	1.2250	101101b	0.6000
001110b	1.2000	101110b	0.5875
001111b	1.1750	101111b	0.5750
010000b	1.1500	110000b	0.5625
010001b	1.1250	110001b	0.5500
010010b	1.1000	110010b	0.5375
010011b	1.0750	110011b	0.5250
010100b	1.0500	110100b	0.5125
010101b	1.0250	110101b	0.5000
010110b	1.0000	110110b	0.4875
010111b	0.9750	110111b	0.4750
011000b	0.9500	111000b	0.4625
011001b	0.9250	111001b	0.4500
011010b	0.9000	111010b	0.4375
011011b	0.8750	111011b	0.4250
011100b	0.8500	111100b	0.4125
011101b	0.8250	111101b	0.4000
011110b	0.8000	111110b	0.3875
011111b	0.7750	111111b	OFF




AMD CONFIDENTIAL

Advanced Micro Devices
1351 South Sunset St.
Longmont, CO 80501




Title AMD_AM2 / AMD M690T Reference Schematic		Rev 0.5
PID 42684		
Size Custom	Date: Friday, April 20, 2007	Sheet 28 of 31

Power for CPU Core



DESIGN NOTE: Calculated based on the power sequence.

DESIGN NOTE: The 3.3V rail must not exceed 1.8V by more than 2.1V during power up and power down.




DESIGN NOTE: CPU_VDDIO_SUS=1.8V@6.2A

DESIGN NOTE: CPU_VTT_SUS=0.9V@1.6A

DESIGN NOTE: $V_{OUT} = 0.7 * (1 + R1/R2)$


LAYOUT NOTE: Note 1: Connect IC PGND1 AND low mosfet source with wide trace, then to GND. GND should be near MAX8623.



AMD CONFIDENTIAL

Advanced Micro Devices 1351 South Sunset St. Longmont, CO 80501		AMD	
Title AMD_AM2 / AMD M690T Reference Schematic			
PID 42684		Rev 0.5	
Size Custom	Date: Friday, April 20, 2007	Sheet 29 of 31	









Power for DDR2 Memory and Interface



AMD CONFIDENTIAL


Advanced Micro Devices 1351 South Sunset St. Longmont, CO 80501		AMD
Title AMD_AM2 / AMD M690T Reference Schematic		
PID 42684	Rev 0.5	
Size Custom	Date: Friday, April 20, 2007	Sheet 30 of 31

Power M690T Core PCIe(R) Interface



DESIGN NOTE: This page has been included in this schematic to enable the design rule check tool to produce results without errors or warnings. The interfaces on this page do not have connectivity to devices or connectors. This page as well as unused interfaces on the corresponding pages should be deleted on final schematics.

AMD CONFIDENTIAL

Advanced Micro Devices 1351 South Sunset St. Longmont, CO 80501		
Title AMD_AM2 / AMD M690T Reference Schematic		
PID 42684	Rev 0.5	
Size Custom	Date: Friday, April 20, 2007	Sheet 31 of 31

Unused Interfaces