Errata

Title & Document Type: 8170A Logic Pattern Generator Operating and Service

Manual

Manual Part Number: 08170-90001

Revision Date: November 1978

About this Manual

We've added this manual to the Agilent website in an effort to help you support your product. This manual provides the best information we could find. It may be incomplete or contain dated information, and the scan quality may not be ideal. If we find a better copy in the future, we will add it to the Agilent website.

HP References in this Manual

This manual may contain references to HP or Hewlett-Packard. Please note that Hewlett-Packard's former test and measurement, life sciences, and chemical analysis businesses are now part of Agilent Technologies. The HP XXXX referred to in this document is now the Agilent XXXX. For example, model number HP8648A is now model number Agilent 8648A. We have made no changes to this manual copy.

Support for Your Product


Agilent no longer sells or supports this product. You will find any other available product information on the Agilent Test & Measurement website:

www.agilent.com

Search for the model number of this product, and the resulting product page will guide you to any available information. Our service centers may be able to perform calibration if no repair parts are needed, but no other support from Agilent is available.



8170A LOGIC PATTERN GENERATOR



HEWLETT IP PACKARD

SAFETY

This product has been designed and tested according to International Safety Requirements. To ensure safe, operation and to keep the product safe, the information, cautions, and warnings in this manual must be hyeded. Refer to Station I for general safety considerations applicable to this product.

CERTIFICATION

hewlett-Packard Company certifies that this product met its published specifications at the time of shipment from the factory. Hewlett-Packard further certifies that its calibration measurements are traceable to the United States National Bureau of Standards, to the extent allowed by the Bureau's calibration facility, and to the calibration facilities of other International Standards Organization members.

WARRANTY

This Hewlett-Packard product is warranted against defects in material and workmanship for a period of one year from date of shipment. During the warranty period, Hewlett-Packard Company will, at its option, either repair or replace products which prove to be defective.

For warranty service or repair, this product must be returned to a service facility designated by HP. However, warranty service for products installed by HP and certain other products designated by HP will be performed at Buyer's facility at no charge within the HP service travel area. Outside HP service travel areas, warranty service will be performed at Buyer's facility only upon HP's prior agreement and Buyer shall pay HP's round trip travel expenses.

For products returned to HP for warranty service, Buyer shall prepay shipping charges to HP and HP shall pay shipping charges to return the product to Buyer. However, Buyer shall pay all shipping charges, duties, and taxes for products returned to HP from another country.

LIMITATION OF WARRANTY

The foregoing warranty shall not apply to defects resulting from improper or inadequate maintenance by Buyer, Buyer-supplied software or interfacing, unauthorized modification or misuse, operation outside of the environmental specifications for the product, or improper site preparation or maintenance.

NO OTHER WARRANTY IS EXPRESSED OR MPLIED, HP SPECIFICALLY DISCLAIMS THE IMPLIED WARRANTIES OF MERCHANTABILITY AND FITNESS FOR A PARTICULAR PURPOSE.

EXCLUSIVE REMEDIES

THE REMEDIES PROVIDED HEREIN ARE BUYER'S SOLE AND EXCLUSIVE REMEDIES. HP SHALL NOT BE LIABLE FOR ANY DIRECT, INDIRECT, SPECIAL, INCIDENTAL, OR CONSEQUENTIAL DAMAGES, WHETHER BASED ON CONTRACT, TORT, OR ANY OTHER LEGAL THEORY.

ASSISTANCE

Product maintenance agreements and other customer assistance agreements are available for Hawlett-Packard products.

For any assistance, contact your nearest Hewlett-Packard Sales and Service Office. Addresses are provided at the back of this manual.

OPERATING AND SERVICE MANUAL

8170A LOGIC PATTERN GENERATOR

(Including Options 001, 002 and 907 to 910)

SERIAL NUMBERS

This manual applies directly to instruments with serial number 1739G00116 and higher. Any changes made in instruments having serial numbers higher than the above number will be found in a "Manual Changes" supplement supplied with this manual. Be sure to examine this supplement for any changes which apply to your instrument and record these changes in the manual.

© HEWLETT-PACKARD GmbH 1978
D-7030 BÖBLINGEN, HERRENBERGER STR. 110
FEDERAL REPUBLIC OF GERMANY

MANUAL PART NO. 03170-80001 Microfiche Part No. 08170-95001

Printed: November 1978

CONTENTS

List of Contents

Section 1	General Information	Page
1-1 1-6 1-9 1-11 1-13 1-14 1-15 1-16 1-20 1-25	Introduction Safety Considerations Instruments Covered by Menual, Description Option 001 Option 002 Option 907, 908, 909 Option 910 Accessories Available Recommended Test Equipment	1-1 1-1 1-1 1-1 1-2 1-2 1-2 1-2
Section 2	Installation	
2-1 2-3 2-5 2-6 2-10 2-13 2-15 2-17 2-19 2-20 2-22 2-24 2-25 2-27	Introduction Initial Inspection Preparation for Use Powar Requirements Power Cable HP-IB Connector HP-IB Lagic Levels RS 232C Connector RS 232C Connector RS 232C Logic Levels. Operating Environment Front Handle/Rack Mounting Claims and Repackaging Claims for Damage Storage and Shipment	2-1 2-1 2-1 2-1 2-2 2-2 2-2 2-3 2-3 2-3 2-3 2-3
Section 3	Operating and Programming	
3-1 3-2 3-6 3-8 3-10 3-11 3-17 3-18 3-20	Introduction Special Operating Considerations Operator's Checks Controls, Connectors and Indicators Operating Instructions General Addressing Coding Defining First, Last and Trigger Addresses,	3-1 3-1 3-1 3-1 3-2 3-2
3-22 3-23 3-25 3-27 3-28 3-29 3-30	Limits Data Storing Coding Loading Loading Binary Loading Octal Loading Hexadecimal Pre-programmed Data	3+2 3-2 3-2 3-3 3-3 3-3 3-3
′ 3–31 - 3–33	Data Bus (8 bit/16 bit) Change	3-4 3-4

3-35	Operating States	3-5
3-37	Idlo State	35
3~39	Active State	3-5
3-41	Break State	3-5
3-43	Signal Levels	3-6
3-44	Input Signals	36
3-46	Output Signals	3-6
3-48	Operating Modes	3-6
3-40	Int Address Modes	3-6
3-50	Clock Mode	3-6
3-51	Handshake Mades	3-6
3-53	Optional Address Output Capability	3-7
3-54	Ext. Address Mode,	3-7
3-56	HP-IB Programming Instructions	3-7
3-58	Control Lines	3-7
3-61	Addressing the B170A	3-8
3-65	HP-IB Keyboard Mode	3-9
3-66	Listen	3-9
3-75	Using the Card Reader	3-1
3-77	Error Messages	3-1
3-70	Talk	3-10
3-70	Talk Only	3-1
3-83	HP-1B Data Mode	3-1
3-83 3-84		
3-86		3-1
3-88	Using the Card Reader , , , , , , ,	3-1
	Error Mossages	3-1
3-90	Talk and Talk Only ,,,,,,,,,,	3-1
3-92	Code Assignments ,,,,,,,,,,,,	3-1
3-94	RS 232C Programming Instructions,	317
3-96	Status Message	3-1
3-98	Memory Examination and Change	3-1
3-100	Memory Listing	3-13
Section 4	Function Tests	
4-1	Introduction	4-1
	Equipment Required ,,,,	
4-5	Test Record	4-1
4-7	Function Tests	4-1
, ,	i initially reason to the reas	-, ,
Section 6	Adjustments	
5-1	Introduction	5-1
5-3	Safety Considerations	5-1
5-9	Equipment Required	5-1
5 11	Adhien in the contract of	

Section 6	Replaceable Parts
6-1	Introduction 6-1
6-3	Abbreviations
6-5	Replaceable Ports
6-8	Ordering Information
Section 7	Backdating
Section B	Service
8-1	Introduction, 8–1
β−3	Safety Considerations8-1
8-9	Principles of Operation
8-11	Troubleshooting
8-13	Indicator Test ,,8-2
8-15	ROM Test
8-17	DSA Test Routines .,
8-41	Recommended Test Equipment
8-43	Repair, 8-5
8-45	Service Aids
8-47	After-Service Safety Check,8-5

ILLUSTRATIONS

Figure	Title	Page
1-1	B170A and Supplied Accessories ,,	1-0
1-2	Additional Supplied Accessory for 8170A Opt. 002,	1-0
1-3	Available Rack Mounting Accessories	1-0
1-4	Serial Number Plate,	1-1
1-5	Card Reader	1-2
1-6	Pod Connector ,,,	1-2
2-1	Switch Settings for Various Line Voltages	2-1
2-2	Power Cables Available: Plug Identification	2-2
2-3	HP-IB Connector	2-2
2-4	RS 232C Connector	2-2
2-5	Removing Plastic Trim	2-3
3-1	Front and Rear Panel Controls, Connectors and	
	Indicators , , , , , , , , , , , , , , , , , , ,	3-0
3-2	Internal Address Mode	3-1
3-3	Synch/Asynch Bit Rate Generation	3-1
3-4	External Address Mode	3-2
3-5	Data Patterns C and D	
3-6	Memory Organization	3-5
3-7	Operating States	3-5
3-8	Clock Mode Timing	3-6
3-9	Handshake Mode Timing	3-6
3-10	External Address Mode Timing	3-7
311	HP-IB Labels	3-8
• .	Performance Test Setups	4-2 on
6-1	Parts Identification for Main Assembly	6-4
6-2	Parts Identification for Typical Pod Assembly	6-14
8-1	Location of Internal Switches ,,	8-2
Service Sheet	1	
0	Black Diagrams	B-10
1A	Keyboard, Control Port	B-21
†B	Microprocessor I/O Ports	8-23
1C	Microprocessor, ROM, Operational Memory	8-25
10	Display Logic, µP Supplies	8-27
16	Displays	8-35
1F	PROMS	B-37
		B-43
2A	Battery back-up 1 K byte User RAM	B-45
2B	·	8-47
2¢	Data Output,	8-51
	•	
4A	Rate Generator, Address Logic Control	8-69
4B	Address Logic	8-63
40	Address Input (Bits 0-9)	8-65
4D	Address Output (Option 002) ,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,	B-67
БА	HP-IB Interface	B-69
5់	RS 232C Interface	8-71
GA	Control Logic	8-73
6 B	Control Logic, EN Inputs ,	8-83
6C	Control I/O, Address Input (Bits 10, 11)	8-85
_	M (b	

Model 8170A

TABLES

Table	Title	Page
1-1	Recommended Test Equipment	1-3
1-2	Specifications ,,	
3-1	Address Limits , , , , , , , , , , , , , , , , , , ,	
3–2	Available HP-IB Addresses	
3-3	Code Assignments	
B-1	Reference Designators and Abbreviations	
6-2	Replaceable Parts	
8-1	Index to Assemblies	
B-2	Service Sheet Index , . ,	
8-3	Schematic Diagram Notes	-




Figure 1-2. Additional Supplied Accessory for B170A Option 002




Figure 1-3. Available Rack Mounting Options/Accessories




Figure 1-1, 8170A and Supplied Accessories

SECTION I GENERAL INFORMATION

1-1 INTRODUCTION

- 1-2 This Operating and Service Manual contains information required to install, operate, test, adjust and service the Hawlett-Packard Model 8170A. Figure 1-1 shows the mainframe and accessories supplied. This section covers instrument identification, description, accessories, specifications, and other basic information.
- 1-3 A Microfiche version of this manual is available on 4 x 6 inch microfilm transparencies (order number on title page). Each microfilm contains up to 60 photoduplicates of the manual pages. The microfiche package also includes the latest Manual Changes supplement as well as all pertinent Service Notes.

1-4 SPECIFICATIONS

1-5 Instrument specifications are listed in Table 1-2. These specifications are the limits against which the instrument is tested.

1-6 SAFETY CONSIDERATIONS

- 1-7 The Model B170A is a Safety Class 1 instrument (it has an exposed metal chassis that is directly connected to earth via the power supply cable).
- 1-B This operating and service manual contains information, cautions, and warnings which must be followed by the user to ensure sale operation and to maintain the instrument in a safe condition.

1-9 INSTRUMENTS COVERED BY MANUAL

1-10 Attached to the rear of this instrument is a serial number plate (Figure 1-4). The first four digits of the serial number only change when there is a significant change to the instrument. The last five digits are assigned to instruments sequentially. The contents of this manual apply directly to the instrument serial number quoted on the title page. For instruments with lower serial numbers, refer to the backdating information in Section VII of this manual. For instruments with higher serial numbers, refer to the Manual Change sheets at the end of

this manual. In addition to change information, the Manual Change sheets may contain information for storrecting errors in the manual. To keep this manual as spito-date and accurate as possible, Hewlett-Packard recommends that you periodically request the latest Manual Change supplement. The supplement for this manual is identified with this manual's print date and part number, both of which appear on this manual's title page. Complimentary copies of the supplement are available from Hewlett-Packard.

HEWLETT-PACKARD GMbH

1536G 00062

BOBLINGEN

Figure 1-4, Serial Number Plate

1-11 DESCRIPTION

1-12 The HP Model B170A Logic Pattern Generator is a real time test stimulus for functional checkout of multi-channel logic devices. Data output, suitable for 8or 16-bit data busses, is generated from the 1024×8 bit freely-programmable memory. Data rate may be determined by internal or external clock, for functional testing, or by a 2- or 3 wire handshake for real time data traffic simulation. ROM's can be emulated by addressing the 8170A's keyboard-programmable memory externally. 16-line addressing is feasible. Manual address-shift is available in all modes. Auto or single cycle modes allow continuous or single generation of data between operator-defined first and last addresses. A trigger address, also operator-defined, provides a qualifier. Data output is TTL-compatible or variable CMOS selectable, and has 3-state (high impedance, 'transparent' to connected devices) capability. 3-State is invoked at the end of a single cycle, or on the application of an external stop signal. When programming the memory, data may be entered in binary, octal or hexadecimal codes. The 8170A is remote-programmable via HP-IB* and RS 232C. * Hawlett-Packard Interface Bus, Hewlett-Packard's implementation of IEEE Standard 488 "Standard Digital Interface for Programmable Instrumentation",

1-13 B170A Option 001 Extended Memory. This option provides a total freely-programmable memory capacity of 4096 x 8 bit (2048 x 16 bit).

- 1-14 8170A Option 002 Address Driver Pod 15452A, Provides 10 address lines which output the B170A's Internally-generated address (memory comparison applications). Supplied complete with accessories as other pods, see § 1-19.
- 1-15 , 8170A Options 907, 908 and 909 provide handles and/or rack mounting accessories. Refer to Figure 1-3.
- 1-16 8170A Option 910 provides an additional manual.
- 1-17 All options will be delivered with the instrument if ordered at the same time as the instrument,

1-18 ACCESSORIES SUPPLIED

1-19 The 8170A is supplied complete with the following items (see Figure 1-1):

ITEM	HP PART NUMBER
500mA Fuse for 230 V operatio	n 2110-U202
1 A Fuse for 115 V operation	2110-0007
Power Cable	See Figure 2-2
Label HP-IB address(6)	7120-6853
User's Reference (inserted in pull-out under instrument)	08170-90011
Data Output Pod 7-0	15455A
Data Output Pod 15-8	1545GA
Address Pod	15453A
Control Pod	15454A
Posts are complete with:	
Carrying Case	1540-0320

Addition 1 no	ענטויטו
Control Pod	15454A
Pods are complete with:	
Carrying Case	1540-0320
Snap on Kit	See Fig. 1-1, 1-2
The kits consist of:	
Clip connector	5040-0563
Hook-on clips (11/10)	10230-62101
and the following wires	
with terminations:	
Wire Black	5061-1216
Wire White/Black	5061-1217
Wire White/Brown	5061-121B
Wire White/Red	5061-1219
Wire White/Orange	5061-1220
Wire White/Yellow	6061-1221
Wire White/Green	5061-1222
Wire White/Blue	5061-1223
Wire White/Violett	6061-1224

1-20 ACCESSORIES AVAILABLE

1-21 Card Reader Model 16263A provides rapid memory loading from marked or punched cards.




Figure 1-5, Card Reader

1–22 Pod Connector Model 15457A. This connector assembly is for permanent installation in a system. The B170A's pods are then simply plugged in as occasion demands.




Figure 1-6, Pod Connector

- 1-23 Front Handle and Rack Mounting Accessories. Available as accessories or, if ordered same time as instrument, as options. Refer to Figure 1-3.
- 1-24 Remate Programming Connectors. Refer to Section II.

1-25 RECOMMENDED TEST EQUIPMENT

1-26 Equipment required to maintain the model 8170A is listed in Table 1-1. Other equipment can be substituted if it meets or exceeds the critical specifications listed in the table.

Table 1-1, Recommended Test Equipment

INSTRUMENT	RECOMMENDED MODEL	REQUIRED CHARACTERISTICS	USE.
Counter	HP5346A	60 µHz to 60 MHz, 8-digit display	A
Digital voltmeter	HP 34E6A	0.1-20V, ac rms and dc, 0.004 % accuracy	A
Snope with probes	HP1740A	100 MHz bandwidth, 2-channel	F, A
Pulsa generator	HP8012B	1 Hz – 2 MHz pulse.	F, A
Digital Signature Analyzer	НР БОО4А		r
Cable assumbly (3)	HP11170B	50 St, G1cm (24 in), BNG	F, A
Cable astembly (2)	HP11170A	50 Ω, 30cm (12 in), BNC	F,
Feedthrough termination	HP10100C	50 Ω, BNC	A
Resistor		2.5 Ω, 10 W	A
Extender board (2)	HP 5061-2160	25 pin	А, Т

^{*} F = Function Test; A = Adjustments; T = Troubleshooting

Table 1-2, Specifications

MEMORY

CAPACITY: 8192 bit.

Data bus format: 8 bit x 1024 words or 16 bit x 512 words.

POWER-OFF STORAGE: Internal battery provides memory retention for approx. 3 weeks at mom temperature. Battery recharges when 8170A is switched on.

OPERATING STATES

IDLE: Permits entry of address, data and operating parameters. Data and DAV output in 3-state.

ACTIVE: Continuous data output.

BREAK: Static data output, FWD/BACK enables data change by stupping address.

ADDRESS MODES

INTERNAL: Data generation in ascending address sequence from First to Last Address. Rate governed by clock (see 'Clocking').

EXTERNAL: Data output follows external address and enable signals, DAV generated at each new address. Data and DAV in 3-state when instrument not enabled, Clock and cycle modes disabled.

Address to output delay: 550 ns max. Enable to output delay: 100 ns typ., 130 ns max. DAV at min. delay.

CLOCKING

INTERNAL: 20 Hz to 2 MHz in 5 decade ranges, adjustable by vernier.

Rate litter: < 0.2%.

EXTERNAL: de to 2 MHz. For input spees, see 'Auxiliary inputs'.

MANUAL: Operated by FWD and BACK key.

HANDSHAKE: 2-wire/3-wire handshake capability selectable. Ext handshake signals determine timing of data readout. If MAN and Handshake selected, FWD/BACK provides trigger for next handshake cycle.

CYCLE MODES

AUTO CYCLE: Data is continuously generated between first address (F-ADDR) and last address (L-ADDR).

SINGLE CYCLE: Data is generated once between Fand L-ADDR. After cycle completion, 8170A returns to IDLE state.

OUTPUT SIGNALS

DATA: Pods provide 15 output lines D0 to D7 (Model 15455A), and D8 to D15 (Model 15456A), Pos/neg true selectable on rear panel.

CONTROL: Data valid (DAV) generated with each word. Pos /neg true selectable on rear panel. DAV line via Control Pod Model 15454A.

DAV delay: (adjustable on rear panel).
Non-handshake: 100 ns to 700 ns.
2- or 3-wire handshake: 300 ns to 800 ns.
DAV width (at +1.3 V): See following table:

Clock Mode	DAV Width:
Int. Clock	Clock period/2 t 50 ms
Man, Clock	10 µs (typical)
Ext. Clock:	
Width 40 ns - 200 ns	250 ns (typical)
Width $> 200 \mathrm{ms}$	lost width it 50 ns

STATUS: Idle, Active and Break states indicated on lines ACS and BRS — fed via Control Pod Model 15454A:

Stotus	ACS 1	BRS
ldle	LO	Ш
Active	ш	HI
Itresk	10	10

POD OUTPUT CHARACTERISTICS

TTL setting

Fan out: 5 standard TTL max.

Levels: high +4.5 V to +5 V; low -0.5 V to +0.4 V.

Signal characteristics (1 standard TTL load):

Transition times (+0.4 V to +2.4 V): 25 ns typ, 50 ns max.

Distorted high level: > +3.5 V (i.e. preshoot, overshoot, ringing lie above this level).

Distorted low level: \leq + 0.8 V (i.e. preshoot, overshoot, ringing lie below this level).

Variable setting (CMOS)

Maximum load: 50 pF (high impedance). Levels: high +3 V to +15 V adj, low -0.5 V to +0.4 V.

High level to measurement pin voltage tracking: $\pm\,0.2$ V typ , $\pm\,0.5$ V max.

Signal characteristics (50 pF, +15 V):

Table 1-2, Specifications

Transition times (20% to 80%): 35 ns typ..

60 ns max.

Distorted low level: $\leq +2.5 \text{ V}$ Distorted high level: $\geq +12.0 \text{ V}$.

Output protection: all outputs protected against short circuit and ext. voltages from -1.0 Y to +18 V.

AUXILIARY OUTPUTS

TRIGGER: Generated at trigger address (T-ADDR).

Format: NRZ, Level: standard TTL.

Fon out: 5 standard TTL max.

PROBE: +5 V de, 400 mA max.

POD INPUT SIGNALS

ADDRESS: 12 lines (positive true), A0 to A9 via Address Pod Model 15453A; A10, A11 (for Option 001 Extended Memory) via Control Pod Model 15454A. Additional enable lines (EN1, EN2 via Control Pod; EN3, EN4 via rear panel) allow a number of 8170A's to be addressed from a 16-bit bus; selectable levels pos/neg/don't care.

CONTROL (Model 15454A): Ready for Data (RFD) and Data Accepted (DAC), in 2-wire handshake, RFD level pos/neg selectable, in 3-wire handshake, shake, RFD and DAC conform to IEEE 488-1975.

POD INPUT CHARACTERISTICS

Input Impedance: $> 10 \text{ k}\Omega$ parallel $\leq 25 \text{ pf}$. Levels: high > +2.0 V; low $\leq +0.8 \text{ V}$. Max, External Voltage: $\pm 18 \text{ V}$.

AUXILIARY INPUTS

CLOCK IN: For external clock signal input.

START IN: External signal starts data generation.

Prompts 8170A transition from Idle/Break to Active state.

STOP IN: External signal stops data generation.
Prompts 8170A transition from Active/Break state to Idle state.

BREAK IN: External signal halts 8170A at current address, outputs remain active, Prompts 8170A transition from Active to Break state.

INPUT CHARACTERISTICS (all positive edge triggered)

Input Impedance: > $10 \text{ k}\Omega$ parallel < 25 pl^2 . Levels: high > +2.0 V, low < +0.8 V. Min. Width (at +1.3 V): +0 ns. Max. external voltage: $\pm 18 \text{ V}$.

HP-IB CAPABILITY

Following interface functions implemented: SH1, AH1, L4, SR1, RL1, T5, PPO, DC0, DT0, C0.

KEYBOARD MODE: Remote programming of all front panel keys and functions. Coded loading and readout of data.

DATA MODE: Fast binary loading and readout of data only.

RS 232C/CCITT V24 CAPABILITY

Remote programming and listing of memory content, and display of current data bus format and address/data coding, ASCII 7, parity even.

BAUD RATE: 110, 150, 300, 600, 1200, 2400, 4800, 9600 selectable. Automatic generation of 2 stop-bits for 110 hand, one stop-bit for others.

GENERAL

POWER: 100, 120, 220 or 240 V, +5% -10%; 48 - 66 Hz, 110 VA max.

ENVIRONMENTAL: 0 to 55°C, with rel humidity to 95% at 40°C.

WEIGHT: net 11 kg (24.3 lbs), shipping 15 kg (33.2 lbs).

DIMENSIONS: 133 mm high x 426 mm wide x 422 mm deep (5.2 x 16.8 x 16.6 in.).

ACCESSORIES SUPPLIED

2 data output pods (Models 15455A, 15456A)
1 address input pod (Model 15453A)
1 control pod (Model 15454A)
Pods complete with Snap-on Assembly, wires, hook-on clips and carrying case,
2-m power cord, Operating and Service Manual.

OPTIONS

001 ADDITIONAL 24 K BIT MEMORY

for output format 8 bit x 4096 words, or 16 bit x 2048 words

Continued,

Table 1-2, Specifications

002 ADDRESS DRIVER (MODEL 15452A)

Provides 10 address output lines A0 to A9, positive

true, 3-state capability in idle state.

Fan out: 10 standard TTL max.

Levels: high $\geq +2.4 \text{ V}$, low $\leq +0.5 \text{ V}$. Signal characteristics (into 1 standard TTL):

Transition times (+ 0.5 V to +2.4 V); ≤ 50 ns.

Distorted high level: > +2.4 V.

Discorted low level: < +0.8 V.

907 Front i landle Kit (Part No 5061-0089)

908 Ruck Flange Kit (Part No. 5061-0077)

909 Rack Flange and Front Handle Combination Kit (Part No. 5061-0083)

910 Additional Operating and Service Manual

SECTION II INSTALLATION

2-1 INTRODUCTION

2-2 This section provides installation instructions for the instrument and its accessories. It also includes information about initial inspection and damage claims, preparation for use, and packaging, storage and shipment.

2-3 INITIAL INSPECTION

2-4 Inspect the shipping container for damage. If the container or cushioning material is damaged, it should be kept until the contents of the shipment have been checked for completeness and the instrument has been checked mechanically and electrically. The contents of the shipment should be as shown in Figure 1-1 plus any accessories that were ordered with the instrument, Procedures for checking the electrical operation are given in Section IV. If the contents are incomplete, if there is mechanical damage or defect, or if the instrument does not pass the operator's check, notify the nearest Hewlett-Packard office. Keep the shipping materials for carrier's inspection. The HP office will arrange for repair or replacement without waiting for settlement.

2-5 PREPARATION FOR USE

2-6 Power Requirements

- 2-7 The instrument requires a power source of 100V, 120V, 220V or 240V (+5%, -10%) at a frequency of 48 to 66 Hz single phase. The maximum power consumption is 110 VA.
- 2-8 Line Voltage Selection

CAUTION

BEFORE SWITCHING ON THIS INSTRUMENT OR CONNECTING TO THE SUPPLY, make sure that the instrument is set to the local line voltage.

2–9 Figure 2–1 provides information for line voltage and fuse selection:




Figure 2–1. Switch Settings for the various Nominal Powerline Voltages

2-10 Power Cable

WARNING

To avoid the possibility of injury or death, the following precautions must be followed before the instrument is switched on:

- a. If this instrument is to be energized via an autotransformer for voltage reduction, make sure that the common terminal is connected to the neutral pole of the power source (non-symmetrical supplies). Ensure that the ground connection is preserved, b. The power cable plug shall only be inserted into a socket outlet provided with a protective ground contact. The protective action must not be negated by the use of an extension cord without a protective conductor.
- c. Before switching on the instrument, the protective ground terminal of the instrument must be connected to a protective conductor of the power cable. This is verified by checking that the resistance between the instrument chassis and the front panel and the ground pin of the power cable plug is zero ohms.
- 2-11 In accordance with international safety standards, this instrument is equipped with a three-wire power cable. When connected to an appropriate ac power receptacle, this cable grounds the instrument cabinet. The type


of power cable shipped with each instrument depends on the country of destination. Refer to Figure 2—2 for the part number of the power cords available.


2-12 If the plug on the cable supplied does not fit your power outlet, then cut the cable at the plug end and connect a suitable plug. The plug should meet local safety requirements and include the following features:

Minimum current rating of 2A Ground connection Cable clamp.

The colour coding used in the cable will depend on the cable supplied (see Figure 2-2).










Figure 2-2, Power Cables Available: Plug Identification

2-13 HP-IB Connector

2-14 The rear panel HP-IB connector (Figure 2-3) Is compatible with the connectors on Cable Assemblies 10631A, B, C and D. If a cable is to be locally-manufactured, use connector male, HP Part Number 1251-0293.




Figure 2-3, HP-IB Connector

2-15 HP-IB Logic Levels

2-16 The B170A HP-IB lines use standard TTL logic. Logic levels are as follows:

True = low = digital ground or 0 V dc to ± 0.4 V dc, False = high = open or ± 2.5 V dc to ± 5 V dc.

All HP-IB lines have LOW assertion ("1") states. High states are held at +3 V do by pullups within the instrument. When a line functions as an input, approximately 3.2 mA of current is required to pull it low through a closure to digital ground. When a line function, as an output, it will sink up to 48 mA in the low state and approximately 0.6 mA in the high state.

CAUTION

Isolation. The HP-IB line screens are not isolated from outer chassis (frame) ground.

2-17 RS 232C Connector

2-18 Connections used in the 8170A are shown in Figure 2-4. If the RS 232C device to which the 8170A is to be connected does not have a free-end cable, use Cable Assembly, HP part number 07221-60157.

Note: The 8170A is wired as a DCE (Data Communication Equipment, EIA Std RS 232C/CCITT V.24.




Figure 2-4, RS 232C Connector

2-19 RS 232C Logic Levels

From 8170A		
	True	Falso
DSR	+12 V	-12 V
RDATA	-12 V	+12 V
CTS (= RTS)	+12 V	-12 V
To 8170A		
DTR	Open	< -3 V
TDATA	Open	> +3 V
RTS	Open	< -3 V

2-20 Operating Environment

2-21 The instrument will operate within specifications when the ambient temperature is between 0°C and 55°C,

2-22 FRONT HANDLE/RACK MOUNTING

2-23 Figure 1-2 shows the possible handle/rack mounting configurations. If handles are fitted and subsequently need to be removed, the plastic trim must first be taken off as shown in Figure 2-5.




Figure 2-5. Removing Plastic Trim

2-24 CLAIMS AND REPACKAGING

2-25 Claims for Damage

2-26 If physical damage is evident or if the instrument does not meet specification when received, notify the carrier and the nearest Hewlett-Packard Sales /Service Office. The Sales/Service Office will arrange for repair or replacement of the unit without waiting for settlement of the claim against the carrier.

2-27 Storage and shipment

2–28 The instrument can be stored or shipped at temperatures between –20°C and 70°C. The instrument should be protected from temperature extremes which cause condensation within the instrument.


2-29 If the instrument is to be shipped to a Hewlett-Packard Sales/Service Office, attach a tag showing owner, return address, model number and full serial number and the type of service required. The original shipping carton and packaging material may be re-usable but the Hewlett-Packard Sales/Service Office will also provide information and recommendations on materials to be used if the original packing is not available or reusable. General instructions for re-packing are as follows:

- 1. Wrap instrument in heavy paper or plastic.
- 2. Use strong shipping container, A double wall carton made of 350-pount test material is adequate.
- 3. Use enough shock-absorbing material (3 to 4-inch layer) around all sides of instrument to provide firm cushion and prevent movement inside the container. Protect control panel with cardboard.
- 4. Seal shipping container securely,
- 5. Mark shipping container FRAGILE to encourage careful handling.
- 6. In any correspondence, refer to instrument by model number and serial number.

OPERATION

AND

PROGRAMMING



Connectors for Pod Assemblies, From top to bottom: Control Pod, carrying: DAV, RFD, DAC, ACS, BRS, EN1, EN2, and address lines A10, A11.

Address (Input) Pod or Option Address Driver (Output) Pod, carrying address lines A0 — A9.

Date Pod 15-8, carrying MS Byte D8 - D15 in 16-bit bus mode. Lines in 3-state in 8-bit bus mode (except 3-wire handshoke) and Idle State (\$ 3-35),

Data Pod 0-7, carrying data lines D0 to D7, Lines in 3-state in Idle State.

2 Selectors for the codes used in entry/display of address and data, Addresses may be entered in octal, decimal or hexadecimal. Data in binary, octal or hexadecimal. These codes do not affect the data output.

3 Manual implementation of the 'Active State' (See § 3-35) by the START key, and of the 'Idle State' by the STOP key, FWD and BACK keys step the address when the B170A is: in the 'Active State' with Man Clock mode, in the 'Break State'.

Keeping the FWD or BACK key depressed causes rapid address and data stepping.

Value keys for data and address. When entering in binary (data only) use the binary notation on the panel.

For other codes, use the notation on the keys themselves, as follows: octal: keys $0 \rightarrow 7$

decimal (address only); keys 0 - 9 hexadecimal; keys 0 - F

Commence value entry with the most significant digit/byte.

Address selection and data recall/entry. These keys are for:

a) defining the address and data codes for entry/display.
 b) defining the address at which data recall/entry shall commence.

Syntax for code definition, e.g.:

<ADDR> <DEC> <DATA> <HEX> (<> = press key)

The displays 19 20 will show DEC, HEX respectively. Address can be coded in OCT, DEC, HEX; data in BIN, OCT, HEX.

Syntax for data recall, e.g.;

<ADDR> <38> < DATA> Displays 19 20 then show address and data as well as the respective codes. Data at the previous address, or next address, can then be accessed by

< BACK > or < FWD > , Keeping the key depressed causes rapid address and data stepping.

Syntax for changing data, e.g.,

<ADDR> <12> <DATA> <2><A><

The display changes to the new data when (in this example) the keys 2 and A are pressed. If leading digit is zero this need not be pressed, When ENTER key is pressed, new data overwrites old data and the 8170A automatically goes to the next address. Multiple data entries can be made by keeping the ENTER button depressed.

5 Special addresses

F-ADDR (first address): the address at which data generation is to start,

L-ADDR (last address): the address at which data generation is to end.

T-ADDR (trigger address): the address at which a trigger pulse (TRIG OUT 6) is generated.

By pressing, for example, F-ADDR, the display shows the current first address. This may be changed by entering the desired address value. The following example selects the trigger address, defines hexadecimal code and defines a T-ADDR value of A4:

<T-ADDR> <HEX> <A> <4> <ENTER>
A typical sequence for setting F-ADDR and entering data

from that address on, would be:

<F-ADDR> < DEC> <2> <5 > <ENTER> <DATA> < HEX> <1> <2 > <ENTER> <A > <3 > <ENTER> <E> <ENTER> ... < DEC> , < HEX> may be omitted if desired codes are already selected).

6 Trigger output, See 60 T-ADDR.

Int/ext/man clock mode selector buttons. Vernier provides continuous adjustment within internal ranges.

Input signals for the implementation of Active, Idie and Break states (see § 3-34).

9 Input for external clock mode.

D Line on/off.

Selectors for 2- or 3-wire handshake. Int and ext clock modes are inhibited.

Re-instates front panel control unless LLO (local lock out) has been programmed,

HP-IB Codes

Selects 8/16-bit output data, Affects maximum address and maximum data values as follows:

HIGH	IEST ADI	DRESS -	
	B170A		
	OCT	DEC	HEX
B-bit :	1777	1023	JFF.
16-bit	777	61)	IFF ,
B17	70A Optio	n 001	
8-kit	לדדד	4095	FFF .
16-bit	3777	2047	7FF
MA	X DATA Y	VALUE	
BIN	CCT		HEX
Bhits set to 1	377		FF
16 oits set to 1	177777	:	fff#

Remote Control status indicators: remote, talk, listen, SRQ (service request — see § 3-72).

Selection of internal address mode means that the 8170A generates addresses in an ascending order at a rate (data rate) determined by int/ext clock or 2-/3-wire handshake.

Selection of external address causes the 8170A to operate like a PROM; the 8170A outputs the content of locations addressed from an external source, Clock and handshake inhibited. External address lines A9—A0 are fed via the Address Input Pod and lines A11, 10 (required for the Option 001 Extended Memory) are fed via the Control Pod. Note that, the Control Pod must always be connected to the 8170A for correct operation in the external address mode.

Data may be cycled continuously or just once from F-ADDR to L-ADDR (see § 3-48),

With the exception of TRIG OUT and Option 002 Address Driver Pod outputs (which are always TTL-compatible) all outputs can be selected TTL-compatible or variable high level from +3 V to +15 V. This adjustment can be made by attaching a DVM to the testpoint MEAS and adjusting the screwdriver slot SET.

B 'ERROR' is indicated if syntax or value errors are

Address display - indicates value and code.

aside adopt

20 Data display — indicates value and code, in binary (as in picture), bit high represents true, bit low represents false.

Status display - Idle, Active, Break (5 3-35).

Selects data pod outputs as low true or high true, Logic change first effective on following clock pulse or address change.

Sets RFD and DAV lines low true or high true. In 3-wire handshake, convention is IEEE 488 (not selectable).

Adjustable DAV delay, Factory setting is minimum. See Figure 3–8, 3–10.

Connector and baud-rate selector for RS 232C instruments,

26 Fuse.

27 Input Voltage Selector.

20 Line receptacle,

49 HP-IB connector, address selectors and 5 V supply for Card Reader 15263A.

Enable Lines 3 and 4. With Control Pod's enable lines 1 and 2, 16-line addressing of several B170A's is feasible.

True high/low and off selectors for the enable

Logic probe supply.

Figure 3-1, Controls, Connectors and Indicators

SECTION III OPERATION AND PROGRAMMING

3-1 INTRODUCTION

3-2 This section explains the functions of control, connectors and indicators, and provides operating and programming information. The Extended Memory Option 001 and Address Driver Pod Option 002 are included.

3-3 SPECIAL OPERATING CONSIDERATIONS

- 3-4 The following steps must be taken before applying power to the Model B170A:
 - a) Read the safety summary at the front of this manual.
 - b) Be sure the power selector switches are set properly for the power source being used to avoid instrument damage (Section II).

CAUTION

Do not change the LINE SELECTOR Switch setting with the instrument on or with power connected to the rear panel.

3-5 OPERATOR'S CHECKS

3-6 Verify that all displays light briefly on switching on. The displays, special addresses and controls will then revert to the condition prevalent at switch-off. Exception: 8170A automatically adopts Idle State (§ 3-35).

Note. Pperating modes, parameters and data are retained in a CMLS memory with battery back-up. If the batteries are allowed to run down, the information must be reentered. If the instrument has not been used for several weeks, leave it switched on so that the batteries can recharge. A full charge requires 15 hours.

- 3-7 Use the performance checks in Section IV to fully verify operation.
- 3-8 CONTROLS, CONNECTORS AND INDICATORS
- 3-9 Refer to Figure 3-1.
- 3-10 OPERATING INSTRUCTIONS
- 3-11 General

- 3-12 The 8170A generates 1024 words (8 BIT DATA BUS selected) or 512 words (16 BIT DATA BUS selected). Option 001 Extended Memory increases the RAM depth to 4096 or 2048 words respectively. The memory is non-volatile (battery back-up), and is programmable from the front panel or remotely.
- 3–13 An ascending-address generator accesses the RAM and hence determines the data output. The address generator operates between first and last addresses (F-ADDR and L-ADDR), which are determined by the operator. A trigger address (T-ADDR) allows a trigger pulse to be generated when this address is reached. Data can be continuous- or single-cycled between F- and L-ADDR.




Figure 3--2. Block Diagram: Internal Address Mode Configuration

- 3-14 Data outputs are fed via active line driver pods. These are supplied accessories which provide easy connection to a device-under-test.

 Option 002 provides a line driver pod for the address lines.
- 3-15 Bit rate can be determined by internal or external clock, manually or by a 2- or 3-wire handshake (Figure 3-3).




Figure 3-3. Block Diagram: Synch/Asynch Bit Rate Generation (Internal Address Mode)

3-16 External addressing is feasible using the address input pod. This is an active line receiver for ten address lines. If the extended memory is used, two more address lines are available using the control pod. Four enable lines facilitate 8170A selection so that one or more 8170A's may be addressed from a 16 address line bus. Two enable lines are routed through the control pod; and two are brought out on the rear panel. The control pod must always be connected to the 8170A.




Figure 3-4, Block Diagram: External Address Made Configuration

3-17 Addressing

3-18 Coding

3-19 Memory addresses may be entered and displayed in decimal, octal or hexadecimal codes. The desired code is selected by pressing the ADDR key (SELECT keys) and then the desired HEX, DEC or OCT key (CODING keys) e.g.:

<ADDR > <DEC>

The selected code will then appear in the display's ADDRESS field. BIN code is not admissible and will cause an ERROR display if selection is attempted. The address code may also be selected by using either F-, T-, or L-ADDR keys, e.g.:

The selected address code remains effective until redefined. Consequently, there is no need to define code if the desired code is already active. Changing the address code merely changes the values entered and displayed. It does not change the location.

3-20 Defining First, Last and Trigger Addresses

3-21 Commence by selecting the desired 8-bit/16-bit data bus, F-, T- and L-ADDR are then defined by pressing the appropriate -ADDR key, setting up a value on the ADDRESS/DATA keys and pressing ENTER, e.g.:

Make sure the address does not exceed the value set out in Table 3-1, if a higher address is attempted, the ERROR

display will light when the ENTER key is pressed, Also, L-ADDR must be higher than T-ADDR, if a trigger pulse is required.

If the address commences with zeroes, e.g. 004, these may be omitted from the entry. The 8170A automatically inserts the zeroes when ENTER is pressed. Fr. Tr and Lr ADDR storage is non-volatile and can consequently be used and recalled even if power has been removed in the meantime. Recall into the address display is made by pressing the appropriate ADDR key, e.g.:

If the Bus Made is changed from 8- to 16-bit, the existing F-, T- and L-ADDR will be retained provided that they lie within the address limits of Table 3-1. Those outside are set to zero (F- and T-), or highest permissible address (L-). Refer also to 5 3-33.

Table 3-1, Address Limits

Highest Address:

	8170A		B170A Opt. 001			
	16 BIT	8 BIT	16 BIT	BBIT		
HEX	1FF	3FF	7FF	FFF		
DEC	511	1023	2047	4095		
OCT	777	1777	3777	7777		

Lowest Address: Zero

3-22 Date Storing

3-23 Coding

3-24 Data may be entered in binary, octal and hexadecimal codes. The desired code is selected by pressing the DATA key and then the desired BIN, OCT or HEX key, e.g.:

The selected code will then appear in the display's DATA field. DEC code is not admissible and will cause an ERROR display if selection is attempted. Note that, if neither address nor data fields are selected, the coding keys are operative on the data display. Thus, pressing a code key then causes the data code indicator to change. The value displays remain blank.

The selected data code remains effective until radefined, consequently there is no need to enter a code if the desired code is already active.

Changing the data code merely changes the values entered and displayed. It does not change the location contents.

3-25 Loading

3-26 Commence by selecting the required 8-bit/
16-bit data bus. Loading data into a specified memory
location is then achieved by calling an address (press
ADDR, set-up desired address value), pressing the DATA
key, setting up the desired data in the selected code,
and pressing the ENTER key e.g.:

After pressing ENTER, the 8170A moves automatically to the next address. Data is loaded into this new address simply by setting up a value and pressing ENTER e.g.:

and so on, Holding the ENTER key down causes multiple entry of value last entered or fetched.

3-27 Loading Binary. When loading binary, the desired bit pattern is entered e.g. (for 8-bit word length):


In this example, the initial digit is zero. This need not be written by the operator. The 8170A will automatically insert leading zeroes when ENTER is pressed.

3-28 Loading Octal. When loading octal, the desired bit pattern must be converted, e.g.:

Note, first octal character may not exceed 3. If first significant digit exceeds this value, leading zeroes must be entered.

Keystroke sequence

16-Bit pattern



Octal equivalent

Note, first octal character may not exceed 1, 1' first significant digit exceeds this value, leading zeroes must be entered.

Keystroke sequence

3-29 Loading Hexadecimal, Examples for binary/ hexadecimal conversion:

Keystroke sequence

16-Bit pattern

Hexadecimal equivalent

Keystroke sequence

3-30 Fixed Data Pattern Entry. Fixed data patterns may be loaded into memory using a special keystroke


procedure. The data patterns available and their associated keys are:

- O Memory reset (all zeroes),
- 1 Memory set (all ones).
- E Preudo random pattern,
- C Sequence C
- D Sequence D


Sequences C and D increment and decrement data as follows:

If 8-BIT DATA BUS's selected, C and D sequences generate an identical pattern. This starts at zero and increments by 1 per memory location until all 8 bits are true (FF in HEX), and then decrements to zero in the same way. This cycle repeats until the whole memory is loaded (2 cycles with 8170A, 8 cycles for 8170A Option 001). Up or down sequences can be accessed by appropriate definition of F-ADDR and L-ADDR, e.g., 0 and FF respectively for up, FF, and 1FE respectively for down.

If 16-BIT DATA BUS is selected, Sequence C generates a progression, Sequence D a regression. Maximum value is 9 bits set to 1 (1) bits set to 1 in B170A Option 001) which exactly relates to the highest address.



Sequence C or D, 8-bit selected, standard memory, (Extended memory gives 8 cycles plus 12 locations),



TA CITED TO THE CI

Sequence C, 16-bit selected, standard memory lextended memory in brackets).

Sequence D, 16-bit selected, standard memory (extended memory in brackets).

Figure 3-5, Data Patterns C and D

To load a fixed data pattern, press the DATA key, keep held down, and press the pattern selector key for 2 seconds. The data display will show:

If memory change is not required (e.g., inadvertent selection), press the 0 key (or any other value key except 1). These keys (except 0) operate in the normal way, including ERROR indication. The display then reverts for normal operation. If memory change is required, press the 1 key. Data display changes to

When loading is complete, the exclamation mark is replaced by the pattern identifier. As an example, the pseudo random pattern is entered as follows:

The next keystroke causes the display to revert to its normal function.

3-31 Recall

3-32 The contents of a specific address can be displayed by a keystroke sequence similar to the following example:

The contents of the next (or previous) address can then be displayed by pressing the FWD (or BACK) key. Holding the FWD (or BACK) key down causes consecutive recall.

3-33 Date Bus (8 bit/16 bit) Change

3-34 This paragraph only applies if, contrary to the procedures already described, it is desired to change the 8-bit/16-bit bus selection without reprogramming the memory.

If the bus selection is changed from 8-bit to 16-bit, address 512 (of the 8-bit word) becomes the MS Byte of address 0 (of the 16-bit word), address 513 becomes MS Byte of address 1 and so-on up to address 1023 which becomes the MS Byte of address 511.

In the 8170A Option, each 1 k segment of memory behaves the same way. The effect is shown in Figure 3-6.




Figure 3-6. Memory Organization

3-35 Operating States

3-36 The B170A resides in one of three states:
idle - outputs inactive (high-impedance 3state)
active - outputs active

break - outputs active (static).

State transitions are initiated by control signals applied at the front panel or by the 8170A's keyboard, Current status is indicated by status signals (via the control pod) and front panel indicators.





Figure 3-7. Operating States



b. State Diogram

Figure 3-7. Operating States (cont'd)

3-37 Idle State

3-38 Idle state is entered after:
power on,
manual STOP,
STOP IN signal,

The operator can set operating modes and load, fetch and change address and data. All front panel controls and keys are operative. No output signals (except ACS low and RRS high) are paperated. DAV and all data

at the end of a SINGLE CYCLE.

and keys are operative. No output signals (except ACS low and BRS high) are generated. DAV and all data lines are high impedance (3-state). The 8170A will only respond to an external or manual start signal.

3-39 Active State

3-40 Active state can be entered from Idle or Break States by an external or manual start signal. The 8170A responds to all external signals according to the selected mode of operation. With the exception of LOCAL, STOP and (in manual clock mode) FWD and BACK, all front panel keys are disabled. All outputs are active. ACS is high, BRS high.

3-41 Break State

3-42 Break state can only be entered from Active State with the BREAK IN signal. With the exception of LOCAL, STOP, START and lindependent of clock mode setting) FWD and BACK, all front panel keys are disabled. Data Outputs are active, but are static at the address which was effective at the incidence of the BREAK IN signal. By using the FWD or BACK keys, data can be stepped at manual rates. Feeding TRIG OUT to BREAK IN activates the Break

state when the Ty-DDR is reached. ACS and BRS are low. The B170A will respond to external or manual start and ston sinnals.

3-43 Signal Layels

3-44 Input Signals

All input signals are TTL-compatible. Enable 3-45 lines can be selected positive true, negative true or off (rear panel). RFD can be selected positive true or negative true for 2-wire handshake; for 3-wire handshake it is always in accordance with IEEE 488 (high level = ready for data). All other inputs are effective on the positivegaing edge.

3-46 **Output Signals**

TRIG OUT and Option 002 Address Driver 3-47 Pod outputs are TTL-compatible positive pulse. All other outputs are TTL-compatible (TTL selected or CMOS-compatible (VAR selected). When VAR is selected, high level is adjustable from +31V to +15 V (test point MEAS and screwdriver trimmer SET). Data outputs and DAV are positive/negative true selectable (rear panel) and have 3-state capability. For 3-wire handshake, DAV is always in accordance with IEEE 488 (low level = date valid). Trigger and date outputs are NRZ.

Operating Modes 3 - 48

3-49 Internal Address Mode

3-50 Clock Mode. Data rate can be determined by the internal 20 Hz to 2 MHz clock, external CLOCK IN signal or manually (MAN button lit, press FWD/BACK keys). At slow clock rates, addresses and data are displayed. When AUTO CYCLE is selected, data between F-ADDR and L-ADDR will be continuously recycled so long as the active state prevails. In SINGLE CYCLE, the B170A automatically returns to the idle state when L-ADDR is reached. A timing diagram appears in Figure 3-8. Note that, in break state with external clock selected, the data may be stepped manually with the FWD or BACK key.




Figure 3-8, Clock Mode Timing

Note that, when changing from ext clock to int clock, AUTO CYCLE is automatically selected.

Handshake Modes, in the active state, timing is determined by the handshake lines DAV, RFD and (3wire handshake only) DAC, When 2- or 3-wire handshake is selected, the internal and external (but not manual) clock modes are disabled. Auto or single cycle may be selected. A rear panel DAV delay adjustment is provided for handshake timing investigation. In the event of apparent handshake malfunction, verify that this control is set to minimum (factory setting), and that the RFD and DAV are set to the appropriate logic convention (in 3-wire handshake the convention is fixed: IEEE 488). In 3-wire handshake, data bits B -15 are active even of 8-bit bus is selected. This allows the control lines of

the IEEE bus Std 488 to be simulated as well as the data and handshake lines.




Figure 3-4. Handshake Mode Timing

3-52 Bus traffic can be slowed to minual speeds either by initiating break state or by selecting manual. Both methods operate by preventing the B170A from stepping the address until the FWD or BACK key is pressed. Note that, should RFD be false when the key is pressed, an error condition will be indicated on the display.

3–63 Optional Address Output Capability. The addresses generated by the 8170A can be applied to an external device by means of the Address Driver Pod Model 15452A (8170A Option 002). Applied to the ADDR 9–0 connector, 10 address lines are available which provide complete addressing for the standard memory. If using the 8170A Option 001 Extended Memory, the address sequence repeats four times for a complete data read-out,

3-54 External Address Mode

3-55 When external address mode is selected, addresses applied to the 8170A via the Address Pod Model 15453A (connector ADDR 9-0) will cause the corresponding data to be accessed and output, Qualifiers EN1, EN2 (via control pod) and EN3, EN4 (via rear panel) must be true or switched off (rear panel HI/OFF/LO switches). These qualifiers allow the use of several 8170A's in parallel and permit 16-line addressing. With external address mode selected, cycle and clock modes are inhibited.

In the break state, the FWD key can be used to pull the BRS signal (can be used as system halt). When using the B170A Option 001 Exteded Memory, the address lines (A10, A11) of the control pad are required as well.

Note that, whether or not the A 10, A 11 lines are required, the control pod must always be connected to the B170A.




Figure 3-10, External Address Mode Timing

3-56 HP-IB PROGRAMMING INSTRUCTIONS

3-57 The following program modes can be chosen by appropriate addressing:

Keyboard Made

Listen — all front panel keys (data, address, parameter and mode) can be programmed from the system controller.

Talk - memory content or error message can be communicated to the HP-IB.

Talk only — for memory content reporting, in the selected code, to a non-controlling peripheral (e.g. printer). No system controller required.

Data Mode

Listen — fast memory loading (in binary bytes only). No mode control.

Talk — fast memory content communication (in binary bytes only) or error message (same as keyboard mode) to the HP-IB.

Talk only — for memory content reporting, in binary, to a non-controlling, serial storing/ reporting, peripheral (e.g. tape punch). No system control required.

3-58 Control Lines

3-59 The bus lines available at the rear panel HP-IB connector are as follows (all use negative logic):

8-bit data Lus (lines DIO 1 to 8); handshake lines DAV (data valid), NRFD (not read for data), NDAC (not data accepted); control lines IFC (interface clear), ATN (attention), SRO (service request), REN (remote enable), EIO (end or indentify).

The 8170A uses all lines except EOI. Terminations, logic levels and pinouts are described in Section II. In this manual, bus information will generally be restricted to 8170A specifics, for this reason, the handshake lines will not be discussed and the control lines will only be mentioned in connection with 8170A activity. Permissible codes are

presented in Table 3-3. For more bus information, refer to the condensed description in HP publication 59401-90030 and to IEEE Standard 488.

3-60 To use the 8170A on the bus, remote control must be implemented. This is done by setting the REN line true. A return to local control can be made manually (LOCAL button), by sending the command GTL (go to local), or by setting REN false.

3-61 Addressing the 8170A

3-62 Talk and listen addresses are transmitted by the system controller over the data bus with the ATN line true. When an instrument recognizes its address, it will adopt the appropriate bus mode. The 8170A has two sets of address selectors, one for the keyboard mode and the other for the Data Mode. They are situated on the rear panel, and their possible settings are summarized in Table 3-2. When allocating addresses, make sure all selectors in the system have a unique setting. Supplied accessory 7120-6853 peel-off HP-IB labels provide a convenient record, see Figure 3-11.




Figure 3-11, HP-IB Address Labels

3-63 For operation in Talk only, it is immaterial what setting the A1 to A5 selectors have, important is, that the appropriate 8170A TALK ONLY selector be set to 1, and that the listener (printer, punch) be set to 'Listen Only', Note that, first and last ad iresses must be defined on front panel or remotely in key board mode.

3-64 When the 8170A is addressed, REMOTE LISTEN or TALK or REMOTE TALK will appear in the display (REMOTE TALK appears if the 8170A was previously listen addressed). Front panel operations are protected against interruption from the HP-IB. Thus, if a manually-invoked operation is in progress, the 8170A will not respond to the talk or listen address until that operation is completed.

Table 3-2, Available HP-IB Addresses

actory attings/ ommants
івыні Вініе
tsant Mode
tsant Mode
tesant Moste
tasard Moste
івыні Мініе
івыні Моне
ally con-
ller address
ta Mode
bidden set-
mana wt

L . I for listen address, O for talk address.

T = 1 for talk address, 0 for laten address.

3-65 HP-IB Keyboard Mode

3-66 Listen

3-67 The syntax is identical to that used via the keyboard. The program codes are mnemonics of the front panel inscription or the inscriptions themselves. Refer to Figure 3-1.

3-68 In addition to First and Last Addresses (FAD, LAD), Start Address (SAD) and End Address (EAD) are programmable. SAD and EAD are limits for memory reporting in Keyboard Talk and Data Talk modes. These are distinct from FAD and LAD which are the limits for the front panel output data (5.3-13). SAD also defines the first icoation for data read into the B170A in the Data Listen mode. SAD increments as data is loaded/reported so that, if a data transmission is interrupted, it can be automatically resumed at the next address. In the Talk Only modes, FAD and LAD provide the limits for loading and reporting.

3-69 The following examples illustrate some typical program steps. The Model 9825A Decktop Computer with HP-IB Interface Model 98034A is used as system controller. In the examples, the 98034A's address is assumed to be 7, thus the address of an instrument on the HP-IB is 7XX where XX is the decimal equivalent of the five least significant bits of the bus address, As 8170A address selector settings of 00111 and 11011 (decimal 7, 27) are assumed, the 9825A address codes are 707 and 727 respectively. Talk or listen addresses (more specifically, bits 6 and 7 of the HP-IB address) are automatically specified by the kind of statement governing the 9825A's activity, e.g., the statement red 707 tells the 9825A to read from the bus and tells the B170A to talk (in keyboard) mode; the statement wrt 707 tells the 0826A to output to the bus and tells the 8170A to listen (in keyboard mode). Similarly rdb 727 and wrb 727 for the data mode talk and listen addresses,

3-70 Selection of operating mode and codes for address and data. The following example programs 8-bit bus, int addr mode, auto cycle, TTL output level, 20-200 Hz int clock, decimal addr code, hexadecimal data code:

wrt 707, "D08 INT AUT TTL CM5 ADR DEC DAT HEX"

The string within the quotes represents the actual ASCII characters transmitted over the bus. The spaces have been inserted for optical clarity and may be omitted or re-

placed by ASCII NUL if desired; any number of such characters may be inserted. Small letters may be used instead of capitals.

3-71 SAD/EAD entry, e.g.:

1,

wrt 707, "SAD, 0, ent end, 12, ent"

Space(s) between ent and ead optional. Commas inside the string may be replaced by any sign in ASCII column 010 (* . 1.7 + - etc.) except space.

3-72 Data entry, e.g.:

wrt 707, "adr, 6, dat, 12, ent, 34, ent, 56, ent, 78, ent, 9a, ent"

where data is stored at consecutive locations from address G.

3–73 Short-form entry. The line length may be shortened by making the following substitution:

Long form	Short form
, ent	;,
, ent ,	;

Thus the data entry line reduces to: wrt 707, "adr, 6, dat, 12; 34; 56; 78; 9a;,"

SAD/EAD entry becomes: wrt 707, "sad, 0; , end, 12; , "

The following example combines SAD and data entry: wrt 707, "sad, 10, dat, 12; 34; 4e; 74; 68;, ". Where data is loaded consecutively from start address 10.

3-74 Data entry: coding. The format (over the bus) of the data entry is the chosen code (HEX, OCT, BIN) translated digit-by-digit into ASCII. The following examples illustrate the different codes.

Data formatting example, 8-bit word selected:

Desired bit patte FE HEX) ASCII string:	rn 1 1 1 1 BIT D7	1 1 0 (= 376 OCT
; 376;	* * * * * * * *	(If OCT pro- grammed)
; FE;	• • • • • • • • •	(If HEX pro- grammed)
; 1111	1110;	, (if B)N programmed)

Data formatting example, 16-bit word selected:

Desired bit pattern 0001000100010001 (= 010421 OCT, 1111 HEX) BIT D15 BIT D0

...; 010421;..... (If OCT programmud)

...; 1111; (If HEX programmed)


;;; 0001000100010001; ..., (if BIN programmed)

Initial zeroes may be omitted.

3-75 Using the Cord Reader

3-76 General instructions for using the Card Reader 15263A are contained in its manual. The following marked card example illustrates a combined SAD and data entry:

wrt 707, "SAD,7,DAT,12;34;4e;,"



3-77 Error Messages

3-78 If data is given incorrectly, the B170A will issue a Service Request, display SRO and remain in its previous operating condition. To obtain the error code, the system controller must serial poll and arrange to store the response e.g. (for the £825A): rds (707) -> A.

One of the following codes will then be transferred from the 8170A to (in this example) the 9825A's A register:

HP-IB DIO Linus						44		0026A			
ß	7	6	5	Ą	3	2	1	A register	Meaning		
()	1	0	0	0	()	0	0	64	Address error (keyboard Mode addr — Data Mode addr)		
()	1	0	0	r)	O	()		65	Status error (Syntax error in Jule state becomes status error in Active or Break states)		
o	1	0	n	O	o	1	0	66	Magnosse error		
		0					1	67	Syntax error		
0			o			0	'n	GB	ATN toming error		

3-79 Talk

3-80 Talk addressing the 8170A (in the absence of a service request) causes the memory contents from SAD to EAD to appear on the bus. The format of the data for each location is the chosen code (HEX, OCT, BIN) translated digit-by-digit into ASCII. Most-significant-byte leads. There are no separators. The last location (LAD) is terminated by CRLF.

Example: HEX code selected, 8-bit word selected, data incrementing from 9 at SAD to FB at EAD

Bit pattern at SAD 00001001 (= 9 HEX),
bit pattern at EAD 11111001 (= FB HEX)
ASCII string transmitted over bus:
090A0B0C0D0F10F9FAFBCRLF

Example: OCT code selected, 16-bit word selected

Bit pattern at SAD 0000 0000 0001 0001 (= 21 OCT),

bit pattern at EAD 0001 0001 0001 0001 (= 10421 OCT),

ASCII string transmitted over bus:

000021 ----- 010421 CRLF

A program to read out the memory contents after data storing would typically be organized somewhat as the following example:

wrt 707, "sad, 0;, dat, 0; 1; 2; 3; 4;, ead, 3; ."

< Define buffer for 8170A data >
red 707, < read-in and store routine >

Note that, SAD is incremented as each memory location is transmitted. Consequently, if the B170A is de-addressed then re-addressed, the data transmission will be interrupted and then continued from where it left off. SAD must be redefined if the data is to be transmitted in a single string.

3-B1 Talk Only

3-82 The 8170A transmits memory content between FAD and LAD (as opposed to SAD EAD in busaddressed talk),

Example: HEX code selected, 8-bit word selected, data incrementing from 9 at FAD to FB at LAD

Bit pattern at FAD 00001001 (= 9 HEX), bit pattern at LAD 11111001 (= FE HEX) ASCII string transmitted over bus:

CRLF ------ ip ensure print head is at left margin,

OBCRLF
OACRLF
OBCRLF
OBCRLF
OECRLF
OFCRLF
10CRLF
10CRLF
CRLF
FACRLF
FACRLF
FACRLF
FACRLF
GRLF
CRLF
consequence consecutive print outs,

3-83 HP-IB Date Mode

3-84 Listan

3-85 Data is taken from the bus and filed in SAD up. Each word on the HP-IB represents a binary byte. If 16-bit word is selected on the 8170A, high-order byte is transmitted first. The following program, which defines the SAD as 41 in the keyboard mode, then louds a data string from this address on, is typical:


wrt 707, "sad, 41;," Note: Keyboard Mode address.

wrb 727, < binary string > Note: Data Mode address.

If the controller must fetch or generate more data before the field is complete, the B170A should be de-addressed while the controller attends to these tasks. To complete the field, the B170A should be re-addressed and the data transmission continued from the word (or byte, if 16-bit word is selected) at which the transmission was interrupted.

3-86 Using the Card Reader

3-87 General instructions for using the Card Reader 15263A are contained in its manual. The following marked card example is based on the program in the previous paragraph.



3-88 Error Messages

3-89 Same as in Keyboard Mode (but use Data Mode talk address),

3-90 Talk and Talk Only

3-91 Data is output in binary (same format as in Listen) between SAD/EAD (talk) or FAD/LAD (talk only). Note that, SAD is incremented as words are transmitted. Consequently, if the B170A is de-addressed then re-addressed, the data transmission will be interrupted and then continued from where it left off. If the entire data is to be transmitted in a single string, SAD must be redefined,

3-92 Code Assignments

3-93 Refer to Table 3-3.

Table 3-3, HP-IB Code Assignments (ASCII) for the B170A

APPLIES ONLY IN COMMAND MODE (ATN TRUE)															
THESE CHARACTERS CAUSE SRO SAME INTERPRETATION											ETATION				
	THE	SE CHAR/	CTERS	ARE IGN	ORED					•		V		<u> </u>	
HP-IB	7	0		0		0		0		1		1		1	1
DATA	6	۵		0		1		1		٥		0		' -	1.
LINES	5	O		1		O	,	1 1		0		1		0	1
4 3 2 1	0			-			i mana araba			grand distance y			12 12	7.07.00	
0000	0	NUL		DLE		SP	6 A 1 8 A	0	-	in the	10.00	p letate in a	304 - 1905 300 - 19	in live	
0001		SOH	GTL	DC1	rro	- 	1-1	1_1_	7 3 30 31	<u>A</u>	सेक्स हर्छ। सर्वे स्थापन		4-4		
0010	2	STX		DC2			— ж —	2	_ <u> _ </u>	<u> </u>	- B	<u>R</u>	 - 8	<u> </u>	
0 0 1 1	3	ETX		DC3		#	EVICE	3	⊢š —	<u> </u>	-8-	<u>5</u>	155	<u> </u>	
0160	4	EOT		DC4	 -	28	- 6-	4	-¤	<u>D</u>	- ¤	<u>-</u> _	├ . ८	<u>d</u>	
0 1 0 1	5	ENO		NAK		% &	│ ─2─	6	e	E	- b-	<u> </u>	†-p'÷		<u> </u>
0 1 1 0	7	ACK BEL		6YN ETB		, ,		7	- 1 ×	G		W W			 -
0 1 1 1	'	BS		CAN	(SPE			8	CONED	3		X		<u> </u>	- ₩
1001	0	HT		EM	6PD		├ ─⋸≻	9	<u>1</u> 2		느ঢ়ㅡ	i vicina	4-6-		3 (33)
1010	10	LF		SUB	, DF D		⊢ ฎ−	AN AN	⊢ શુ—	17 (A. 18)	-g-		1-3-	FARTE.	
1011	11	VT		ESC		+	1737	,	7. Saisi	к	350	100		k	1.5 M
11100	12	FF		FG			1 3 7	1	7/3/44	L	10 5 3.5	A Very	1	1	
1101	13	CR		G5		-			V)I Su	M	37,55	5 10 1	10/1/07	m	THE STATE OF
11110	14	50		RS			[5] [s]		- 9 3 M	N	, 1 os ?	13 W. L	100 100	n	
	15	SI		US		1	777 -375		VUNL	0	323 1323	(F.S. 12)	UNT		

3-94 RS 232C PROGRAMMING INSTRUCTIONS

3-95 The following 8170A activities can be directed from a data terminal using this interface:

status message, meniory examination, memory change, memory listing


Note: The 8170A is wired as a DCE (Data Communication Equipment), EIA Std RS 232C/CCITT V.24,

The bus lines used, terminations, logic levels and pinouts are described in Section II. Front panel operations are protected against interruption from the RS 232C. Thus, if a manually-invoked operation is in progress, the 8170A will not respond to a data terminal until that operation is completed.

The state of the s

3-96 Status Message

3-97 Data bus (8/16 bit), address gode and data code are displayed on the screen when the terminal's R key is pressed:



Note: Underlined characters are entered by operator on the terminal keyboard. They are accepted by the B170A and are then returned to the terminal for display (full duplex). Characters not underlined originate from the B170A. The underline does not appear on the display.

3-98 Memory Examination and Change

3-99 A memory location can be examined by entering M and the required address at the terminal:

@	M		CRLF	Operator presses M, 8170A gives CRLF.
1:	2 3	۱F		Operator types 1 2 3, 8170A responds with two spaces, followed by address 1 2 3's data followed by two spaces.

From this point, the operator may:
end operation (. key),
go on to next address (CR),
or change the data.

For example

@ <u>M</u>			
123	1 F:	<u>6 A</u>	Operator changes address 123 data to 6 A. System automatically goes to next address,
124	AA	1 CR	Operator changes data from AA to 01, CR signals that there is no further data entry. Line is overwritten with complete data, System gots to next address.
1 2 5	0 6	<u>CR</u>	No change to data. System goes to next address.
1 2 6 @	DC	<u>:</u>	Operation ends,

Leading zeroes need not be entered by the operator. In the case of an address, the line is overwritten with a space for each omitted leading zero — the digits consequently occupy the vertical column appropriate to its weighting. With data, the omitted leading zeroes are regenerated. In the above example (address 124, data change from AA to 01) the overwritten line would appear as:

124 AA 01

When 110 band is selected (for teleprinter), the B170A's control logic automatically causes a new line to be generated instead of overwriting.

3-100 Memory Listing

3-101 A dialog to define start and end of the list is called up using the P key:

STARTADDR.: 10 A B170A de	
	ss. Be- nis example, s is incom- r 2 digits), or inserts

STOP	ADDR	, : <u>16A</u>	B170A demands stop address,
1 0	1 F		Display of address
1.1	2 E		and corresponding data follows auto-
12	3 p		matically, Space is transmitted instead of initial zeroes. Double space between address and data. CRLF follows each data.
1 G A	A F		Read-out terminates at stop address. 8170A again ready for a new command.

The listing may be discontinued at any time by pressing the terminal's space bar. Pressing a second time allows the list to continue from where it left off. The terminal's period (,) key can be used to terminate the listing before the stop address is reached.

3-102 Having discontinued the listing, a line may be changed by pressing the terminal's M key and writing new data. Subsequently, the M operation may be discontinued and the listing continued by pressing the period (.) key.

SECTION

SECTION IV FUNCTION TESTS

4-1 INTRODUCTION

4-2 The procedures in this section test the instrument using the specifications of Table 1-2 as standards. All tests can be performed without access to the interior of the instrument.

4-3 EQUIPMENT REQUIRED

4-4 Equipment required for the function tests is listed in Table 1-1 Recommended Test Equipment. Any equipment that satisfies the critical specifications given in the table may be substituted for the recommended model(s).

4-5 TEST RECORD

4-6 Results of the function tests may be tabulated on the test procedures. Test results recorded at incoming inspection can be used for comparison in periodic maintenance, troubleshooting, and after repairs or adjustments.

4-7 FUNCTION TESTS

- 4-8 The function tests given in this section are suitable for incoming inspection, troubleshooting, or preventure maintenance. During any function test, all shields and connecting hardware must be in place. The tests are designed to verify the published instrument specifications. Perform the tests in the order given and record the data in the data spaces provided at the end of each procedure.
- 4-9 Each test is arranged so that the specification is written as it appears in Table 1-2, Next, a description of the test and any special instructions or problem areas are included. Each test that requires test equipment has a setup drawing and a list of the required equipment. The initial steps of each procedure give control settings required for that particular test.

4-10 DATA OUTPUT FUNCTION TEST

SPECIFICATION

Data pods provide 16 output lines (Model 15455A DO to D7, Model 15456A D8 to D15), pos/nag true selectable on rear panel. Data generation in ascending address sequence from First to Last Address.




Figure 4-1, Test Setup for Data Output Function Test

EQUIPMENT

Oscilloscope with probe BNC cable assembly, 61 cm

PROCEDURE

- 1. Connect the equipment as shown in Figure 4-1.
- 2. Set the 8170A as follows:

DATA BUS	16 BIT
ADDR MODE	INT
CYCLE .,,	AUTO
OUTPUT LEVEL ,,	TTL
CLOCK MODE ,,	INTERNAL .2 MHz - 20 kHz
Vernler	CCW
DATA (required) ,,,,,,,,	HI
ADDR CODE	HEX

3. Load:

F-ADDR	,	,	,	,	,	,	,	,		٠	٠	•	,				,	,	zero
T-ADDR	,			٠	٠	,	,	•	•	٠	٠	•	٠	,	٠			٠	zero
L-ADDR					٠	٠	٠	٠	٠			٠	٠	٠	٠	٠			7FF

- 4. Set memory (all ones), see 5 3-30.
- 5. Press START key.
- 6. Adjust oscilloscope so that two TRIG OUT pulses are displayed on the A trace.

NOTE: If any bit is incorrect, a narrow negative pulse will be observed. To find the address of the faulty bit:

connect data line concerned to BREAK IN, set DATA switch to LO.

The faulty bit stops data generation and its address is then one lass then that displayed, Discomera BREAK IN, Return DATA switch to HI, Press START key,

- B. Reset memory (all zeroes), see 5 3-30.

NOTE: if any bit is incorrect, a narrow positive pulse will be observed. To find the address of the faulty bit, connect the data line concerned to BREAK IN. The faulty bit stops data generation and its address is then one less than that displayed, Disconnect BREAK IN. Press START key.

- 10. Press the STOP key.

4-11 EXTERNAL ADDRESS AND DAV FUNCTION TEST

SPECIFICATION

Data generation follows external address and enable signals. DAV generated at each new address, pos/neg true selectable on rear panel, 12 address lines (positive true) A0 to A9 via Address input Pod Model 15453A; A10, A11 and DAV via Control Pod Model 15454A. Enable signals (EN1, EN2 via Control Pod; EN3, EN4 via rear panel) pos/neg true/don't care selectable.

DESCRIPTION

This test verifies that the displayed address corresponds to the applied external address, DAV and the B170A selector lines EN1-4 are then mutually checked using static logic levels.




Figure 4-2, Test Setup for External Address Test

EQUIPMENT

Figure 4-2 none

Figure 4-3
Oscilloscope with probe

PROCEDURE

- 1. Connect the 8170A and pads as shown in Figure 4-2.
- 2. Set the B170A as follows:

DATA BUS BEIT
ADDR MODE EXT
OUTPUT LEVEL TTL
SET CW
DATA (rear panel) HI
EN1 to EN4 (rear panel) OFI
DAV (rear panel) HI

- 3, Press ADDR then DEC keys. Verify that DEC appears in the address display window.
- 4 Press START key,

6. In turn, connect each address line to the MEAS test point on the front panel. Verify the displayed address:

Address line connects to MEAS	ed Address display DEC	YES/NO
16463A		
A 0	0 0 0 1	. ,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,
A 1	0 0 0 2	
A 2	0 0 0 4	
A 3	0 0 0 B	
A 4	0 0 1 6	, ,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,
		, ,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,
A 5	0 0 3 2	
A G	0 0 6 4	
A 7	0 1 2 B	
A 8	0256	
A 9	0 5 1 2	,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,
15454A		
' A 10	1 0 2 4	
A 11	2048	+ 111111111111111
	TO LOGIC PROBE CONNECTOR	SCOP1




Figure 4-3 Test Setup for DAV/EN Function Test

- 6. Connect the equipment as shown in Figure 4-3.
- 7. Set EN 1 switch (rear panel) to HI, varify that DAV line is in tri-state YES / NO

- 11. Set EN1 switch to OFF.
- 12. Repeat steps 7 to 11 for EN2, EN3 and EN4 (EN3, EN4 lines on rear panel) YES/NO
- 13. Set DAV switch (rear panel) to LO. Repeat steps 7-10, verify DAV line goes high in steps 8 and 10YES/NO

4-12 EXT CLOCK AND STATE FUNCTION TEST

SPECIFICATION

External Clock do to 2 MHz.

Operating states:

ldlet permits entry of address, date and operating parameters, Date and DAV in tri-state, ACS low, BRS high.

Activet continuous data output, ACS high, BRS high.

Breakt static data output, ACS low, BRS low.

Input characteristics: high level ≥ + 2.0 V, low level ≤ + 0.8 V, min which (at + 1.3 V) 40 ns.




Figure 4-4, Test Setup for Ext Clock and State Function Test

EQUIPMENT

Pulse generator
Oscilloscope with 2 probes
BNG cable assembly, 30 cm
BNG cable assembly, 61 cm

PROCEDURE

1. Connect the equipment as shown in Figure 4-4.

6. Transfer pulse generator connection from CLOCK IN to STOP IN. Verify that 8170A goes idle state and that ADDRESS and DATA value displays are blanked	2,	Set the 8170A as follows:
F-ADDR T-ADDR L-ADDH T-ADDR T-ADDR T-ADDR T-ADDR T-ADDR T-ADDR Transfer pulse generator for a 2 V pulse, width > 40 ns, and apply to CLOCK IN. Verify TRIG OUT pulses		ADDR MODE INT CYCLE AUTO OUTPUT LEVEL TTL
T-ADDR 1. ADDR 2010 4. Press START key. 5. Set pulse generator for a 2 V pulse, width ≥ 40 ns, and apply to CLOCK IN. Verify TRIG OUT pulses	3,	Load:
 5. Set pulse generator for a 2 V pulse, width ≥ 40 ns, and apply to GLOCK IN. Varify TRIG OUT pulses		T-ADDR \ zaro
TRIG OUT pulses	4,	Press START key,
Idle state and that ADDRESS and DATA value displays are blanked	5,	Set pulse generator for a 2 V pulse, width > 40 ns, and apply to GLOCK IN. Verify TRIG OUT pulses
Verify that the B170A goes to Active State, Verify ACS high, BRS high	G,	Transfer pulse generator connection from GLOCK IN to STOP IN. Verify that 8170A goes to Idle state and that ADDRESS and DATA value displays are blanked
8. Transfer pulse generator from START IN to BREAK IN. Verify that the B170A goes	7.	Transfer pulse generator from STOP IN to START IN
		Verify that the B170A goes to Active State, Verify ACS high, BRS highYES/NO
	8,	Transfer pulse generator from START IN to BREAK IN. Verify that the B170A goes to Break state

4-13 ADDRESS OUTPUT (OPTION 002) FUNCTION TEST

SPECIFICATION

Data generation in ascending address sequence from First to Last Address, Option 002 Address Output Pod Model 15452A provides 10 address output lines, A0 to A9, positive true, 3-state capability.




Figure 4-5, Test Setup for Address Output Function Test

EQUIPMENT

Oscilloscope with 2 probes.

PROCEDURE

- Connect equipment as shown in Figure 4-5.
- 2. Set the B170A as follows:

3. Lond:

F-ADDR 38F

- 4. Press START key,

ADJUSTMENTS

SECTION V ADJUSTMENTS

6–1 INTRODUCTION

5-2 This section describes the adjustments which will return the instrument to peak operating condition after rapairs are completed.

5-3 SAFETY CONSIDERATIONS

5-4 Although this instrument has been designed in accordance with international safety standards, this manual contains information, cautions, and warnings which must be followed to ensure safe operation and to retain the instrument in safe condition (see Sections II and III). Service and adjustments should be performed only by qualified service personnel. Safety checks are presented in Section VIII.

WARMING

Any interruption of the protective (grounding) conductor (inside or outside the instrument) or disconnection of the protective earth terminal is likely to make the instrument dangerous. Intentional interruption is prohibited.

- 6-6 Any adjustment, maintenance, and repair of the opened instrument with voltage applied should be avoided as much as possible, and, when inevitable, should be carried out only by a skilled person who is aware of the hazard involved.
- 5-6 Capacitors inside the instrument may still be charged even if the instrument has been disconnected from its source of supply.

- 5-7 Make sure that only fuses with the required rated current and of the specified type (normal blow, time dalay, etc.) are used for replacement. The use of repaired fuses and the shortcircuiting of fuseholders must be avoided.
- 5-8 Whenever it is likely that the protection offered by fuses has been impaired, the instrument must be made inoperative and secured against any unintended operation.

WARNING

Adjustments described herein are performed with power supplied to the instrument while protective covers are removed. Energy available at many points may, if contacted, result in personal injury.

5-9 EQUIPMENT REQUIRED

5-10 The test equipment required for the adjustment procedures is listed in Table 1-1, Recommended Test Equipment. The critical specifications of substitute test instruments must meet or exceed the standards listed in the table if the instrument is to meet the standards set forth in Table 1-2, Specifications.

5-11 ADJUSTMENT PROCEDURE

5-12 Allow a 15-minute warm-up time before starting the adjustments. During adjustments, keep the covers in place as far as is possible so that the instrument's temperature remains steady. Refer to Figure 6-1 for removal of top cover and assembly location; all other covers should remain fitted.

5-13 POWER SUPPLY ADJUSTMENT

EQUIPMENT

DVM 2,5 ohm, 10 W resistor Extender boards

PROCEDURE

- 1. Connect the Control, Address Input and both Data Pods to the B170A.
- 2, Set the 8170A as follows:

DATA BUS	16 BIT
ADDR MODE	INT
CYCLE	AUTO
OUTPUT LEVEL	VAR
SET	CW
CLOCK MODE .,,	INTERNAL 2 MHz2 MHz
Vernier , ,	
ADDR CODE.,	

- 3. Set memory (all ones), see 5 3-30.
- 4, Press START key.
- 5. Set A7R3 (see Service Sheet 7) C'V.
- 6. Adjust A7R14 for a DVM reading of + 5.00 V at the + 5 V testpoint.
- 7. Connect the 2,5 Ohm resistor between the + 5 V testpoint and chassis.
- 8. Set the max, current limit by rotating A7RS slowly CCW until the voltage at the
 + 5 V testpoint just begins to decrease.
- 9. Remove the resistor.
- 10. Check and adjust the following voltages:

Location	Testpoint	Adjust	Result
	+ 0,6 V	A7R17	+ 0,59 V to + 0,61 V
	– 3 V	A7R21	- 2,97 V to - 3,03 V
Α7	+ 12 V		+ 11,94 V to + 12.03 V
	- 12 V	-	-11.94 V to - 12.06 V
Front panel	MEAS	SET	+ 15.0 V
Data pod	any data line	A7R16	+ 15.0 V (VAR selected)
,	1	A7R40	+ 4.75 V (TTL selected)

5-14 CLOCK RATE ADJUSTMENT

EQUIPMENT

Counter Extender boards

PROCEDURE

1. Set the B170A as follows:

- 2. Press START key.
- 3. Connect high impedance counter to A4TP1 and clock frequency ≥ 2.1 MHz.
- 4. Turn vernier CW and adjust A4R14 for a counter reading of 175 kHz to 188 kHz.
- 5. Check that the frequencies at the extremities of each range extend at least as far as the nominal,
- 6. Select lowest frequency range (200 Hz 20 Hz) and set vernier CW. Verify that ADDRESS and DATA value displays operate.
- 7. Slowly increase frequency and check that the displays blank at approx 25 Hz.

5-16 EXT START ADJUSTMENT

EQUIPMENT


Oscilloscope with probe
Pulse generator
50 Ohm feedthrough termination
BNC cable assembly, 30 cm
Extender boards

PROCEDURE

1, Sut B170A as follows:

2, Lond:

- 3. Apply a 2 V pulse (width ≥ 40 ns, approx 10 kHz rep rate) to START IN via the 50-ohm fendthrough.
- 4. Connect oscilloscope to A4TP1 with probe and adjust A47.16 for 54% duty cycle.



PARTS

SECTION VI REPLACEABLE PARTS

6-1 INTRODUCTION

6-2 This section contains information for ordering parts. Table 6-1 lists abbreviations used in the parts lists and elsewhere in the manual. Table 6-2 lists all replaceable parts in reference designator order.

6-3 ABBREVIATIONS

G-4 Table 6-1 lists abbreviations used in the parts lists, schematics and elsewhere in the manual. In some cases two forms of the abbreviation are used, one all in capital letters, and one partial or no capitals. This occurs because the abbreviations in the parts lists are always all capitals. However, in the schematics and other parts of the manual, the same abbreviations may have upper and lower case letters.

6-5 REPLACEABLE PARTS

- 6-6 Table 6-2 is the list of replaceable parts and is organised as follows:
 - a. Mainframe (chassis) parts in alphanumerical order by reference designation.
 - b. Electrical assemblies and their components in alpha-numerical order by reference designation.

Reference designators are of the form ABR9 i.e. resistor 9 on assembly 5,

- 6-7 The information given for each part consists of the following:
 - a. The Hewlett-Packard part number.
 - b. The description of the part.

6-8 ORDERING INFORMATION

6-9 To order a part listed in the replaceable part table, quote the Hewlett-Packard part number, indicate the quantity required, and address the order to the nearest Hewlett-Packard office (list of Sales/Service offices at the rear of this manual).

6-10 To order a part that is not listed in the replaceable parts table, include the instrument model number, instrument serial number, the description and function of the part, and the number of parts required, address the order to the nearest Hewlett-Packard office.

Table 6-1. Reference Designators and Abbreviations

	REFERENCE I	DESIGNATIONS	
A, assembly AT., astronunter; isolator; termination B, fan; motor NY., battery capacitor CP., coupler CR., coupler thyristor; varactor DC., directional coupler DL., ennunciator; signaling device faudible or visual); lamp; LED	E , , , , miscellaneous electrical part F . , , , , , , , fuse FL , , , , , , , , , filter H . , , , , , , , , , , , , , , , , , ,	P , , , electrical connector (mov ble portion); plug O , , , , , , , , , , , , , , , , , , ,	VR , voltage regulator; breakdown dlode W , cebie; transmission path; wire X socket Y crystal unit (piezo- electric or quertz) Z . , . tuned cavity; tuned circuit
	ABBREVI	IATIONS	
A	CW	h , , , , hour HET , heterodyna MEX , hexagonal HD , head HDW , hardwars HF , high frequency HG , mercury HI , high pass filter HB , hour tused in parts list) HV , high pass filter HB , hour tused in parts list) HV , high voltage Hz , high pass filter HC , inside diameter IF , intermediate frequency IMPG , impregnated in , . Inch INCD , incandescent tNCL , includets) INP , input INS , input INS , input INS , insulation INT , internal kg , kilohertz kΩ , light-emitting diode LF , low frequency LG , inductance capacitance LED , light-emitting diode LF , low frequency LG , inductance capacitance LED , light-emitting diode LF , low frequency LG , inductance capacitance LED , light-emitting diode LF , low frequency LG , long light-emitting diode LF , low frequency LG , long light-emitting diode LF , low frequency LG , long light-emitting diode LF , low frequency LG , long light-emitting diode LF , low frequency LG , long light-emitting diode LF , low pass lighter LV , low voltage	MET OX , metallic oxide MF , medium frequency; microfered (used in parts list) MFR , manufacturer mg , milligrem MHz , megehertz mH , millihenry mho , minimum min , minute (time) , minute (time) , minute (time) , minute (plane angle) MINAT , minimum min , millimuter MOD , modustor MOM , momentary MOS , metal oxide semiconductor ms , millisecond MTG , mounting MTR , meter (indicating device) mV , millivolt, peak mVpp , millivolt, peak mVpp , millivolt, peak mVpp , millivolt, peak mVrms , millivolt, peak mVpp , millivolt, peak mVrms , microvolt, peak microvolt,
COMP composition COMPL complete CONN connector CP cadmium plate CRT cathode-ray tube CTL complementary translator logic	FXD	m,, meter (distance) mA, milliampere MAX, maximum M\Omega, megohm MEG, meg (10°) (used in parts list) MET FLM metal film	N/C., normally closed NE., neon NEG., negative nF., nanolarad NI PL., nickel plate N/O., normally open NOM t., normally


Table 6-1. Reference Designators and Abbreviations (cont'd)

NPN negative positive negative positive persitive pe	POT potentionater pp p peak to peak pp peak to peak (our) in parts list) PPM pulse position modulation PRE AMPL preemplifier PRE pulse reputition trequency PRR pulse reputition rate ps picosecond PT point PTM pulse time modulation PWM pulse width modulation PWV peak working	SI silicon SIL silver SL silver SL silver SL silver SL silver SL silver SPOT signal to mass ratio SPOT single pole, ifooble throw SPG spin ring SPST single pole, single throw SSB single sidebond SST standers steel STL steel SQ square SWR standing wave ratio SYNC synchronize T timed (slow blow tose) TA tantalum	VFO variable frequency oscillator VHF very high fre quency Vpk very volts, peak to peak Vp p volts, peak to peak Vims voltage standing wave ratio VTO voltage tuned oscillator VTVM Vacuum tulis voltmeter VIX) volts, switched W very volts, switched
NPN	p.p. peak to peak PP peak to peak to teel In parts list) PPM pulse position Impediation PRE AMPL preamplefor PRE police reputation frequency PRR pulse reputation rate ps picosecond PT point PTM pulse time Impediation PWM pulse width Impediation PWM pulse width Impediation PWW peak working	St. slide SNR signal to noise ratio SPOT single pole, double throw SPG spin ring SPST single pole, single throw SSB single throw SSB single sidebond SST standers steel STL steel SQ square SWR standing wave ratio SYNC synchronize T timed (slow blow tose)	VHF vary high fre quency Vpk valis, peak to peak Vp p valis, peak to peak Vens valis, peak to peak Vens valis, peak to peak Vens valis, peak to peak VSWR valis valis tineel ascillator VTVM Vacuum tulis valimeter VIX) valis, switched W valis wath Wilv warking inverse
inegative NPO , negative positive pero (poro tempero ture coefficient) NBFR , not recommended for field replacement NSR , not separately replaceable ns , nanosecond nW , nanowatt OBD , order by description OD , outside diameter OH , operational amplifier OPT , option	In parts list) PPM	SNR signal to noise ratio 5PDT single pole, alouble throw 5PG spring 5PST single pole, single pole, single throw 5SS single throw 5ST standes steel 5TL steel 5Q square 5WR standing wave ratio 5YNC synchronize T timed (slow blow tose)	quency Vpk
Pero temp temperature coefficients NBFR , not recommended for field replacement NSR , , not separately replacement ns , not separately replacement ns , nanosecond nW , nanowatt OBD , order by description OD , outside diameter OH , , outside diameter OH AMPL , operational amplifier OPT , polion	PPM pulse position modulation PRE AMPL preemphilier PRF pulse repetition trequency PRR pulse repetition rate ps picosecond PT point PTM pulse time modulation PWM polse width modulation PWV peak working	SPOT single pole, Hoolite throw SPG spin ring SPST single pole, single throw SSB single sidebond SST standes steel STL steel SQ square SWA standing wave ratio SYNC synchronize T timed (slow blow fose)	Vpk
Pero temp temperature coefficients NBFR , not recommended for field replacement NSR , , not separately replacement ns , not separately replacement ns , nanosecond nW , nanowatt OBD , order by description OD , outside diameter OH , , outside diameter OH AMPL , operational amplifier OPT , polion	modulation PRE AMPL prompilier PRE pulse reputation thequency PRR pulse reputation rate proceeding PT point PTM pulse time modulation PWM pulse width modulation PWV pask working	SPG spring SR split ring SPST single pole, single throw SSB single sidebond SST standes steel STL steel SQ square SWR standing wave ratio SYNC synchronize T timed (slow blow tose)	Vp p valts, peak to paak Vtms valts, rms VSWR valtage standing wave ratio Oscillator VTVM valtage tuned valtmeter V(X) valts, switched W valts, switched W water Willy warking inverse
NRFR , not recommended for field replacement NSR , , not separately replacement ns , , , , , , , , , , , , , , , , , ,	PREAMPL preampleter PRF pulse reputation trequency PRR pulse reputation rate ps picosecond PT point PTM pulse time modulation PWM pulse width modulation PWV peak working	SPG spring SR split ring SPST single pole, single throw SSB single sidebond SST standers steel STL steel SQ square SWR standing wave ratio SYNC synchronize T timed (slow blow tose)	Vims volts, ims VSWR voltage standing wave ratio VTO voltage funed oscillator VTVM Vacuum tube voltmeter V(X) volts, switched W water Will working inverse
for field replacement NSR not separately replaceable ns names a cond nW names a cond OBD . order by description OD outside diameter OH oval head OP AMPL aperational amplifier OPT	PRF pulse reputation frequency PRR pulse reputation rate ps picosecond PT point PTM pulse time modulation PWM pulse width modulation PWV peak working	SR splitting SPST single pole, single throw SSB single sidebond SST standers steel STL steel SQ square SWR standing wave ratio SYNC synchronize T timed (slow blow tose)	VSWR voltage standing wave ratio VTO voltage funed oscillator VTVM voltage ruber voltmeter V(X) volts, switched W voltage voltage With
NSR not separately replaceable ns nanosecond nW nanowatt OBD . order by description OD outside diameter OH oval head OP AMPL	transport PRIT pulse repetition rate pr picosecond PT point PTM pulse time modulation PWM pulse width modulation PWV peak working	SPST single pole, single throw SSB single sidebord SST standes steel STL standes steel SQ square SWR standing wave ratio SYNC synchronize T timed (slow blow tose)	Wave ratio VTO
replaceable ns	PRR pulse reprinted table processors processors print processors print processors print production pulse width modulation print working print working	SPST single pole, single throw SSB single sidebord SST standes steel STL standes steel SQ square SWR standing wave ratio SYNC synchronize T timed (slow blow tose)	VTO voltage tuned oscillator VTVM Vacuum tulin voltmatar V(X) volts, switched W watt W with W with
ns	rate proceeding proceeding	single throw SSB single sidebond SST standess steel STL steel SQ standing wave ratio SWR standing wave ratio SYNC synchronize T timed (slow blow tose)	Oscillator VTVM Vacuom tubo vultmatar V(X) vults, switched W
nW nanowatt OBD . order by description OD outside diameter OH oval head OPT opprational amplifier	ps prosecond PT point PTM pulse time modulation PWM pulse width modulation PWV peak working	SSB single sidebond SST standers steel STL steel SQ square SWR standing wave ratio SYNC synchronize T timed (slow blow tose)	VTVM Vacuum tube voltmater V(X) volts, switched W
OBD ander by description OD ander by description OD outside diameter OH outside diameter OP AMPL operational amplifier OPT option	PT point PTM pulse time modulation PWM pulse width modulation PWV peak working	SST standers steel STL steel SQ square SWA standing wave ratio SYNC synchronize T timed (slow blow fose)	voltmater V(X) volte, switched W watt W
OD outside diameter OH oval head OP AMPL operational amplifier OPT	PTMpulse time modulation PWMpulse width modulation PWVpeak working	SQ square SWR standing wave ratio SYNC, synchronize T timed (slow blow fuse)	V(X)valis, switched Wwait Wwith Wivwatking invarse
OH	modulation PWM police width modulation PWV pirak working	orter even greinerts	W wait W with WIV working inverse
OP AMPL operational amplifier OPT	PWM pulse width modulation PWV peak working	SYNC, synchronize T timed (slow blow tuse)	W , , , , , , , with WIV , , working inverse
amplifier OPT	modulation PWV pilak working	T timed (slaw blow fuse)	WIV working inverse
OPT option	PWV pirak working		
O) i i i i i i i i i i i i i i i i i i i	•	TA tantalum	voitage
	¥ Gilinga	tys a contract the fill the contract the con	WW wingwound
OSC , , , , , , , , oscillator		TC tumperature	W/O without
	AC , resistance capacitance	compuniating	YIG . , yttrium iron garnut
	RECT . , , , , rectition	TD time delay	Zn characturistic
	REF rotoroncu	TEAM terminal	impudancu
· · · · · · · · · · · · · · · · · · ·	REG regulated	TET thin film translator	
DAAA	BCPL replaceable	TGL , toggle	
	HF radio frequency	THD thread	
PC , printed circuit	RFI radio frequency	THRU through	
	interference	Tl	
tion; pulse count	BH round bead; right hand	TOL , tolerance	
	RLC insistance	TRIM trimmer	
PDM , , , , pulse duration	inductance	TSTR, translator	
modulation	copacitoneu	TTL transistor transistor fonic	
	RMO rack mount only	4	
	int root mean square	TV teluvision	
	AND round	TVI television interference	
	ROM . , tend only memory	TWT traveling wave tube	
	R&P rack and panel RWV raverse working	U , , , , , micro (10 ^h) lused in parts list)	
voltage	voltado	UF microfund fused in	
	S scallering parameter	parts (ist)	
	s , , second (time)	UHF ultrahigh trequency	
PLO , phase lock	". second (plane angle)	UNREG unregulated	
· · · · · · · · · · · · · · · · · · ·	S B slow blow (fuse)	V volt	
PM phase modulation	(used in parts list)	VA voltampere	
5- 5 ·	CR Allicon controlled	Voc voits ac	
DOSITIVE	ructiflur: scruyy	VAR	
P/O.,,,,,,, part of	SE solenium	VCO voltage controlled	
	SECT , sections	oscillator	
	SEMICON semicon	Vdc volts, dc	
POS , , positive; posit onts)	ductor	VDCW valls, dc, working	
	SHE superhigh fee	(used in parts list)	
POSN , , , . position	quancy	V(F) , . , , , valis, filliand	

Abbreviation	Prefix	Multiple
Abbreviation T G hs k da id	Prefix tura giga mega kito deka deci centi	10 12 10 0 10 6 10 3 101 102
m µ n p i	milli micro nano pico femto atto	10 -3 10 -6 10 -0 10 -12 10 -15 10 -18

NOTE

- All abbrevietions in the parts list will be in upper case,



CAUTION A12 is fragile, Before removing front panel: Remove all boards A1-A7, unplug A12 from A9. CAUTION COOLING VENTS, MP64 must be fitted as shown,




Figure 6-1, Mainframe Parts

Table 6-2, Replaceable Parts

Mainframe

BESTERNOS	NUMBER T	CESCRIPTION
AL AZ AJ	081 70-66501 081 70-66502 081 70-66503	BD AY HAMPRON- BD AY RAM L BD AY RAM 2 (OPTION GOL ONLY)
A4 A5 A6	08179-66505	BD AY CONTROL
A7 A9 A10 A11	081 70-6507 081 70-66508 081 70-66509 081 70-66510 081 71-66511	BD AY PUBLISH SPLY BD AY HOTHER 2 BD AY HOTHER 2 BD AY KEY
A13	08170-66513	ETE, ORDER NT AND J1-4. BD AY PROM (PARLITER MODELS ONLY)
A19 A20 A21 A23	08170-0519 08171-0520 08171-6521 08171-6521 08171-65203	DD AY SWITCH I/F CONN UD AY FRIGGER COL AY-POMER SW PANEL AY-REAK
j BL	3160-0209 0169-4323	FAN C-F U.U47UF 20%
02.1	2140-0352 1 2110-0007 2110-0202	LAMP-INCD TI-18V FUSE 1 FER FUSE 250V .5A SB
15. 15. 15. 15. 15. 15. 15. 15. 15. 15.	081 77-0 7601 081 77-0 7601 081 70-0 7601 081 70-0 7601 1250-0118	CONN AY-FRNT PNL CONN AY-FRNT PNL CUNN AY-FRNT PNL CUNN AY-FRNT PNL CUNN BNC BLKHO
121 18 16 16	1250-0118 1250-0118 1250-0118 1251-0198	CONN BNC BLKED CONN BNC BLKED CONN BNC BLKED CONN BNC BLKED CONN BNC BLKED
#P1 #23 #24 #25	01839-23201 0370-0914 0379-2512 08170-00201 08170-00202	COUPLER SW 10-24 BEZEL-PB KNOB KNUB CUNCENTRIL PANEL FRONT PANEL SUB
44 44 44 44 44 44 44 44 44	08170-01203 08170-04102 08170-04103 5000-8915 08170-04107	BRACKET TUP PLAT SIDE HI PLAT SIDE HI COVER HIGH VOLK
#P 134	08170-28101 08170-00101 0380-0399 1430-3404 00143-67701	WINDOWS CHASSIS SPACER LENS PILUT LIGHT BASE PILTLI
MP 179 MP 179 MP 272 MP 272 MP 272	0400-2193 1460-1345 3160-0290 5001-0290 5001-1206 5001-1207	GROMMET SHOCK TILT STAND FINGER GUARD TKIM SIDE 5.25 PLATE SAFETY PHR INSULATOR PHR SM
HP 24 HP 25 HP 27 HP 28	5020-8803 5020-8836 5020-8836 5040-1124 5040-6010	FRAME-FRONT FRAME-REARUF 15 CURNER STRUF 15 KEY CAP 0
MP29 MP30 MP31 MP32 MP33	5040-6011 5040-6012 5040-6013 5040-6014 5040-6015	KETA CAB KETA CAB KET
######################################	5040-6016 5040-6017 5040-6018 5040-6019 5040-7201	KEY CAP 9 KEY CAP 9 FUUT
NP40	5040-7202	TRIM STRIP-TUP

REFERENCE	HURBERT	CESCRIPTION
##23 ##43	5040-7219 5040-7220 5040-7221 5040-7754	CAP, HANDLE-FRUNT CAP, HANDLE-ARAK FUOT REAR EXTENDER ROD PBT
XP456 XP467 XP480 XP50	5040-9305 5040-9305 5040-9305 5040-9305 5060-9803	rey Large Stybel
4621 4621		
######################################	5050-9834 08170-64111 5060-9856 08170-04110 5040-9306	COVER AY TUP COVER AY BUFFOM COVER SIDE COVER SIDE HNDL COVER LANGE ULVGRY
HP62 HP63 HP63		
MP63	5040-9306 5040-9306 5040-9306 5040-9306 5040-9306	KEY LANGE DLYGHY KEY LANGE DLYGHY KEY LANGE DLYGHY
HP667 HP69 HP70	5040-9306 5040-9306 5040-9306 5040-9306 5040-9308	KEY LANGE OLYGRY KEY LANGE OLYGRY KEY LANGE OLYGRY KEY CAP A
1773 1773 1773 1773 1773 1773 1773 1773	5040-9310 5040-9310 5040-9311 5040-9313	#### CAP # CAP #########################
HP76 HP78 HP86 HP81	5041-0309 5041-0318 5041-0318 5041-0318 5041-0318	CAP KEY QUARTER LR CAP PLY GRAY LR CAP PLY GRAY LR CAP PLY GRAY LR CAP PLY GRAY
XP883 XP883 XP885 XP86	-041-0316 -041-0318 -041-0318 -041-0318 -041-0318	LK CAP PLY GRAY LK CAP PLY GRAY LK CAP PLY GRAY LK CAP PLY GRAY
79999 79999 79999 79999 79999	50+1-0318 5041-0318 5041-0318 5041-0318	FK COAP BITY GRAAY EK COAP BITY GRAAY EX COAP BITY GRAAY
HP 923 HP 944 HP 94 HP 95 HP 96	5041-0318 5041-0318 5041-0318 1410-0069	LY GAP DIV GRAY LX CAP PIV GRAY LX CAP PIV GRAY BUSHING PANEL
3541	1853-0324 08170-21101	ASTR PAP SI TOJY HEAT SINK
l R1 R2	2100-2492	R-VAR 5K 204 .5H R-VAR 10K 10K
i i	08170-61101	XFMR PWR
WI	08170-67601	CONDUCTOR AY FLAT FLEX
XF LE	2110-0565 2110-0566 2110-0569 1400-0090	FUSE CARRIER FUSEHOLDER HUT HEX WASHER NEUPRENG
n, st	PINGING	endito HEUFRENE
		:

Table 6-2. Replaceable Parts (cont'd)

REFER	ENCE	NUMBER T	CESCRIPTION
A))))	0160-4396 0160-4396 0160-4350 0160-4359	C-F 33PF 54 400V C-F 68PF 200V C-F 100PF
A A	667 689 610	0160-5389 0160-3572 0160-3879 0160-3879 0160-3879	C-F 100PF C-F 200PF 100V C-F 01UF 100V C-F 01UF 100V
A	20000	0160-4387 0160-4387 0160-4387 0160-0174 0160-0570	C-F 47PF 200V C-F 47PF 200V C-F 47PF 200V C-F 220PF 4-20X
A	C 1 8 9 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0	0160-0174	C-F -47UF 25V C-F -47UF 25V C-F -47UF 25V C-F -47UF 25V
Â	C233 C233 C235	0160-0174 0160-0174 0160-0174 0160-0174	C-F -47UF 25V C-F -47UF 25V C-F -47UF 25V C-F 150UF 6V
Â	C228 C228 C30 C30	0180-1715 0180-1757 0180-1704 0180-1704 0160-3879	C-F 150UF 65 C-F 150UF 65 C-F 17UF 65 C-F 10UF 100V
Â	623 633 633	0160-0576 0160-0576 0160-0576 0160-0576 0160-0576	C-F - LUF 208 50V C-F - LUF 208 50V C-F - LUF 208 50V C-F - LUF 208 50V
Al	C36	0160-3878	C-E .0010E 100A
Â	CH2 CH3 CH5	1901-1068 1901-1098 1901-1098 1901-1098 1901-1098	010-56H9TINY 150 010-58H1-1N+150 010-58H1-1N+150
A	67899 113375 KRRXR XRRXX 134375 1377	1901-1098 1901-1068 1901-1068 1901-1068 1901-1068 1901-1068 1901-1068 1901-1068	010-5411-114-150 010-5411-1144 010-56401144 010-56401144 010-56401144 010-56401144 010-5401144 010-5401144 010-5401144 010-5401144
A1:	.14	1251-4215	CONN 6 PIN (QTY 4)
Δ1	JS	1251-4215	CONS 6 PIN (QIY 1)
Â	2000	1823-0086 1823-0086 1823-0086 1823-0086	X31H 31 2450B7 750B7 750B7 750B7 750B7 750B7
AL AL AL	2000 2000 2000 2000 2000	1854-0633 1854-0633 1854-0633 1854-0633	ASTR NPN SI DARL ASTR NPN SI DARL ASTR NPN SI DARL ASTR NPN SI DARL ASTR NPN SI DARL
À	ж1 R3 R5 Г.	0757-0433 0757-0433 0757-0433 0698-0482 0698-0082	R-F 1-32Kla R-F 2Kla-125m F R-F 1-32Kla R-F 404 la 125m R-F 404 la 125m
ât	R7 RB RIO RII	0727-0280 0757-0280 0757-0437 0757-0385	K-+ 1K14 - 125

BESTBRAYER	NUMBER T	CESCRIPTION
At HIS	0757-0346 0757-0345 0757-0442	H-F 10 15 -125H H-F 10 15 -125H H-F 10K15 -125H H-F 10K15 -125H
A1 R17 A1 R19 A1 R20 A1 R20	0757-0440 0698-3136 0757-0449 0698-3700 0698-4429	N-F 1.5816 -1256 N-F 17-8816 N-F 10816 -1256 R-F 15 18 -1256 N-F 1-87816
AL R23 AL R25 AL R25 AL R25	0698-4423 0698-4423 0698-4423 0698-4423 0698-4423	R-F 402 14 1258 R-F 402 14 1258 R-F 402 14 1258
AL R27 AL R28 AL R30 AL R30	0648-4453 0757-0280 0757-0280 0648-4418 0698-1488	R-F 402 18 125 F R-F 1818 125 F R-F 1818 125 F R-F 492 18 125 M
AL R32 AL R33 AL R35 AL R35 AL R35	0757-0465 0757-0465 0757-0458 0757-0458 0757-0458	R-F 188K1 = 138H R-F 31:1K1 =
Al R37 Al R40 Al R40 Al R41	0757-0280 0757-0565 0757-0580 0757-0280 0757-0280	R-F 100K14 -125m F R-F 100K14 -125m R-F 100K14 -125m F R-F 1K14 -125m F
AL R45 AL R45 AL R46 AL R46 AL R48	0757-0280 0757-0280 0757-0453 0757-0453 0698-3136	N-F 1K18 - 125M F R-F 1K18 - 125M F R-F 30 5K18 125M R-F 17 4K18 125M
AL R50 AL R51 AL R52 AL R53	0757-0280 0757-0442 0757-0442 0757-0483	R-F 10418 125M F R-F 10418 125M R-F 10418 125M R-F 27/18 125M F
AL R557 AL R578 AL R578 AL R578	0 75 7-0280 0 75 7-0280 0 75 7-0289 0 698-7253(00) 1 1810-0204	
Al R72 Al R92 Al R93 Al R93	1810-0280 1810-0280 1810-0280 1810-0280 1810-0280	NETFORK-RES SIP R-NETFORK BIP R-NETFORK BIP R-NETFORK BIP R-NETFORK BIP
Al RIOS Al RIOS Al RIOS Al RIOS Al RIOS	8159-0005 8159-0005 8159-0005 8159-0005 8159-0005 8159-0005	HIME 22GA H PVC HIME 22GA H PVC HIME 22GA H PVC HIME 22GA H PVC HIME 22GA H PVC 5)HIRE 22GA H PVC
Al SI	3131-3739	sil-sur spat
Al UF	1818-0119 1818-0119 1820-1481 1820-1481	E-HERUKY ERUS
	1820-1918 1820-1918 1820-1918 1820-1918	
AL ULT AL ULT AL ULT AL UZO AL UZO	1820-1418 1820-1427 1820-1216 1820-1217 1820-1426	15-30/123 2410 15-30/123138 15-30/123138 15-30/123145
		phers 00115 and below

Table 6-2, Replaceable Parts (cont'd)

BEST	BENCER	NUABERART	CESCRIPTION
***	227220	1918-1137 1918-1144 1918-1120	15 50141 500 15 50141 5020 15 50141 5020 16 5 1024 - 1117 HAM
A L	1250 1250 1250 1250 1250	1820-1347 1820-1347 1820-1347	HUS 1024-BIT HAM IC HC14515-CHUS IC HC14519CP
ÀL ÀL	033 033 033 033 033	1820-1150 1820-1482 1820-1482 1820-1483	15 45 14952356 15 0017 146 551 16 0017 146 551
	U38 U39 U41 U41	1820-1425 1820-2014 1820-1208 1820-1668 1820-1633	C SN/4L3132 C 140648 HEX C-5N/46312 C-5N/4677 C DIG SN/4 5240
4444	U43 U43 U45 U46	1820-1196 1820-1196 1820-1451 1820-1451	12 30/423140 12 30/4 318
	U48 U49 U50 U51	1820-1421 1820-1411 1820-1417 1820-1804	10-20121125 2 BON 10-2012125 2 BON 10-2012125 2 BON
	·		
•	. 1		ŧ
	÷		
		1	
		į	
J			

Table 6-2. Replaceable Parts (cont'd)

BEFERENC	SR NUMBERT	CESCRIPTION
A3 8F		BATTERIE
A3 64 A3 64	0160-0776 0160-07276 0160-07776 0160-1704	C-F -10F 20* 50V C-F 270F 20* 50V
A2 C3 A2 C3 A2 C3 A2 C3	0160-0576 0160-0576 0160-0576 0160-0576	C-F - LUF 208 509 C-F - LUF 208 509 C-F - LUF 208 509 C-F - LUF 208 509
AP CRA	1 1901-0731 5 1901-1098 1901-1098	DIO-PMR 400V LA DIO-3MIT-1M4150 DIO-3MIT-1M4150 DIO-5MIT-1M150 DIODE-3CHUFFRY
A2 tr	8 1901-1098	D1U-5W1T.1W415U
	9100-2264 9100-2264 9100-2264 9100-2264	
APARA LUI	7 3100-3365	COLL HLD 6-80H
Property property and a second property property and a second prop	1 3100-2267 3 3100-2264 4 3100-2267	
A2 L1		CUIL HLD 6.8UH
AZ HP	1 205-0011	PC EXTR BU SED
TO SEE SEE	1854-0637 1853-0036 1853-0036 1853-0036	X51R 51 2030 X51R 51 2030 X51R 51 20300 X51R 51 20300
A2 39	1854-0477	aeth nen enegesa
A2 H4 A2 H5 A2 H6 A2 R7 A2 R8	0811-3069 0757-0401 0757-0401 0757-0401	R-F 1 UHM 58 R-F 562 1% -125W R-F 24.9 16 R-F 100 18 -125W R-F 5.11K18
AP RI AP RI AP RI AP RI	0757-0439 0 0698-3488 1 0698-3488 2 0698-4458	R-F 6.81Kl4 K-F 492 13 .125M K-F 442 13 .125M R-F 590 13 .125M K-F 1K18 .125M F
A2 A1 A2 A1 A2 A1		R-F 5.1kls R-F 100kls .125m R-F 1kls .125m F R-F 1kls .125m F
A2 R2 A2 R2 A2 R2 A2 R2	9 0157-0453 0 0757-0453 1 0757-0280 2 0757-0280 4 0698-7212	K-F 30.1klt.125m K-F 30.1klt.125m K-F 1klt 125m F K-F 1klt 125m F K-F 100 14.05m
A2 R22 A2 R22 A2 R22 A2 R2	5 0698-7212 6 0698-7212 7 0698-7212 8 0698-7212 9 0698-7212	R-F 100 18 .05W K-F 100 18 .05W K-F 100 18 .05W K-F 100 18 .05W
A2 R3 A2 R3 A2 R3 A2 R3	0 0698-7212 1 0698-7212 2 0698-7212 3 0698-7212	R-F 100 LT .05M R-F 100 LT .05M R-F 100 LT .05M R-F 100 LT .05M
1		

BEST	RENCER	H-P PART	CESCAIPTION
**************************************	H35 H36 H36 H39	0094-7212 0098-7212 0098-7212 0098-7212	K-+ 1000 14 .05M K-+ 1000 14 .05M K-+ 1000 14 .05M
A2	RT23	0837-0050	THRS IN DIS
A2 A2 A2 A2	1123 1135 115	1820-1491 1820-1491 1820-1491 1820-1216	10-50/41536/0 10-50/41536/0 10-50/41536/0
42 42 42 42	06 07 08 010 010	1820-2053 1820-1216 1820-1491 1820-1491 1820-0685	15-20/413134N 15-20/413137N 15-20/413137N
45 45 45 45		1820-131 1820-131 1820-131 1820-131	LC - 20 7415 4000 LC - 20 7415 4000 LC - 20 7415 4000 LC - 20 7415 4000
45 45 45 45		1820-1997 1818-0695 1818-0695 1818-0695	10 3074237466 10-140 6003 3101 10-140 6003 3101
¥5 ¥5 ¥5	U25 U25 U27 U27	1818-0095 1818-0095 1818-0095 1818-0095	10-1-10-10-10-10-10-10-10-10-10-10-10-10
A 2 A 2 A 2	U29 U30 U31	1820-1491 1820-1491 1820-1425	11-5N74L5307N 18-5N74L5191N
A2	VRL	1902-0048	We. 36 VIB.6 UIU

Assembly A3 (Option 001 only)

8855	RENCE	H-P PART NUMBER	CESCRIPTION
ANANAN	123 233 253	0140-0376 6740-0410 6740-0410 6740-0410	C-F - LUF 20% 50V C-F - LUF 20% 50V C-F - LUF 20% 50V C-F - LUF 20% 50V
A3 A3 A3 A3	U1 U3 U4 U5	1814-0095 1818-0695 1818-0695 1818-0695	101-14EH CHOS 51001
A3 A3 A3	77.0 74 74 76	1018-0095 1818-0095 1818-0095 1818-0095	10-464 CHIS \$101
A3 A3 A3	U12 U13 U14 U15	1818-0095 1818-0095 1818-0095 1818-0095 1818-0095	10-14EH CHOS \$1701 C-14EH CHOS \$1701 C-14EH CHOS \$1701
A3 A3 A3	070 810 110 110	1214-0695 1814-0695 1814-0695 1414-0695 1818-0695	CHER CHOOS STOOL
A3 A3 A3	U21 U23 U24	#18-0695 #18-0695 #18-0695	IC-HEN CHOS STOT

Table 6-2. Replaceable Parts (cont'd)

BEST	BENGER	NURBERT	CESCRIPTION
A* A* A* A*	51	0160-0576 0160-0576 0160-0576 0160-0576	C-F - LUF 201 500 C-F - LUF 20
45 45 45 45	CC 0	0160-0576	C-F 6NUPF 100Y C-F 6NUPF 100Y C-F 11UF 105 50Y C-F 10UF 20Y
A444 A44	5	0160-2204 0180-5197 0160-0573 0160-3878	C-F 1000F 100V C-F 1700 PF 100V C-F 1001UF 100V
A4 A4 A4		0160-1678 0160-1878 0160-1878 0160-1878 0160-1878	C-F :001UF 100V C-F :001UF 100V C-F :001UF 100V
A 4 4 4 4 4 4 4 4 4 4 4 4 4 4 4 4 4 4 4	C23 C23 C23 C23	0160-3878 0160-3878 0160-3878 0160-3878 0160-3878	C-F .001UF 100V C-F .001UF 100V C-F .001UF 100V C-F .001UF 100V
A 4 4 4 4 4 4 4 4 4 4 4 4 4 4 4 4 4 4 4	627	0180-0171	C-F 100F 10A C-F 100B 10A C-F 130M 6E 708 C-F 330M 50A
A4 A4 A4	C32 CR1 CR3	0160-0576 1401-1534 1401-1534	C-F .1UF 204 50V DIUUE-SCHUTTKY DIUUE-SCHUTTKY DIU-Swit-In4150
A+ A+	421	4040-0752 1460-0579 1460-0579	PC EXTR BD YEL WIREFORM
A+ A+ A+	7777	1454-3392 1453-0036 1453-0036 1453-0021	ASTR ST 2N 5080 ASTR ST 2N 5000 ASTR ST 2N 5000 ASTR ARRAY
14 45 45 45 45	R1 R3 R4 R5	0/5/-0428 0/5/-0428 0/5/-0428 0/5/-040/ 0/5/-0411	K-F 1.62K14 K-F 1.62K14 K-F 1.62K14 K-F 200 12 125W K-F 332 12 125W
A + A + A + A + A + A + A + A + A + A +	RIO RIJ RIJ	06/8-1411	H-F 23.7 18 125W H-F 909 18 125W H-F 909 18 125W H-F 51.1 16
A****	RIS RIS RIS RIS RIS	0757-3407 2100-3351 2100-3351 0698-4460	H-F 200 18 .125m H-YAR 500 108 H-F 4-75K1E H-YAR 500 104 H-F 649 18 .125m
A 4 A 4 A 4	H19 H20 H22 H23 H23	0698-4460 0751-0280 0698-7229 0751-0438 0698-7249	H-F 049 14 -125m H-F 1K18 -125m F H-F 511 18 -05m K-F 5-1K18 K-F 3-40K 18-U5
A4 A4 A4	R24 R26 R27 R20	0698-7260 0698-7212 0698-7212 0698-7212	R-F 1000 14 -0050 R-F 1000 14 -0050 R-F 1000 14 -0050
A* A* A*	429 131 133 133	0698-7212 0698-7212 0698-7212 0698-7212	K-F 100 14 05M K-F 100 14 05M K-F 100 14 05M K-F 100 18 05M
A 2 A 2 A 2 A 2 A 3 A 3 A 3 A 3 A 3 A 3 A 3 A 3 A 3 A 3	34	0698-7212 0698-7212 0698-7212 0757-0437	K-F 100 12 .05m K-F 100 12 .05m K-F 100 12 .05m K-F 1075K12

· · · · · · · · · · · · · · · · · · ·			
		ì	1
74 84 84	U54 U56 U57	1820-1997 1820-1997 1820-1470 1820-1217	le shials 3/368
14 14 14	U52 U53	1820-1441	18 3418383
14 44 44	1447 1148 1149 1151	1820-1297 1820-1297 1820-1297 1820-1297 1820-1441	C 5N74L 500 C DUIL 74L5200N C DUIL 74L5200N C 74L5283
Ã.	142 142 144 145	1820-1641 1820-1641 1820-1641 1820-1208 1820-1723	10-507415 1000 10-50741532 111 5074151230
A+ A+ A+	U37 U38 U39 U40 U41	1820-1641 1820-1278 1820-1278 1820-1278 1820-1442	C 7415305N C 7415305N C 7415305N
A4			18 7463385N 18 7463388N
A+ A+ A+ A+	U31 U33 U33 U33 U33 U33 U33 U33 U33 U33	1820-1144 1820-1196 1820-1641 1820-1641 1820-1641	
A* A* A*	U26 U28 U29 U30	1820-1130 1820-1130 1820-1130 1820-1208	E-20/2121222/3
A	U21 U21 U21 U25 U26	1820-1211 1820-1641 1820-1641 1820-1641 1820-1641	1C-3N74LS RON 1C 74L3105N 1C 74L3105N 1C 74L3105N 1C 5N745 L31 N
A 4	U23 U23 U23		
^* ^* ^* ^*	U16 U17 U19 U19 U20	1820-1211 1820-1211 1820-1211	C-5074L3 #600 C-5074L5 #600 C-5074L5 #600 C-5074L5 #600 C-5074L5 #600
A+ A+ A+ A+	V11 V13 V13 V15	1820-1195 1820-1195 1820-1195 1820-1195	
A** A** A**)))))))	1820-1199 1820-1199 1820-1199 1820-1199	15 9615134 15 3413151334
^; ^;	U2 U2 U2 U2 U2	1820-2018 1820-1210 1820-1212	16 50/4154980 16 50/415138 16 50/415132
8851 84	BRAYER	H-P PARY NUMBER	CESCRIPTION

Table 6-2, Replaceable Parts (cont'd)

	BENGER	HUHDER	CESCRIPTION
AAAAA	2000	9169-9177 9169-9177 9169-9177	6-4 :2794 259 6-4 :2794 259 6-4 1304 259
22222	() () () () () () () () () ()	0140-1776 0160-1031 0160-1031 0180-1291	C-F 150F 20V C-F 150PF C-F 150PF
A5 A5 A5 A5	45.00	0160-1174	C-F :47UF 32V C-F :47UF 32V C-F :37UF 25V C-F :01UF 100V
A5 A5	213	0160-1479	ef : 814f 1888
A5	ERI	1881-8731	BIB-pur 1884 la
A5 A5	7123	1460-05/9 4040-0753 1460-05/9	WIKEFURM PC EXTR BD GRN WIKEFURM
A5 A5 A5 A5	K1 K3 K4 K5	1810-0136 1810-0136 1810-0205 0757-0442 0683-1565	R-1E70-3K, 8-0-2K R-1E70-3K, 8-0-2K R-NE7WORK 4-7K R-F 10K1 5K-175W R-F 10K1 5K-175W
A5 A5 A5 A5	K 6 K 6 K 6 K 6 K 6 K 6 K 6 K 7 K 7 K 7 K 7 K 7 K 7 K 7 K 7 K 7 K 7	0751-0442 0751-0442 0751-0442 8159-0005 0157-0452	R-F 10K1 125W R-F 10K1 125W R-F 10K1 1155W WIRE 226A W FVL R-F 27.4K1
A5 A5	REL	0698-3279 0698-3279	R-F 2: 99KL
A5 A5 A5	7 7 7 7 7 7 7	1820-1481 1820-1481 1820-1418 1820-1624 1820-1451	E-BIA E-807415 2014 E-80745 2360
A5 A5 A5 A5	U6 U8 U9 U10	1820-1197 1820-1197 1820-1416 1820-1690 1820-1779	C \$N74L \$00 C \$N74L \$00 TIL \$N74L \$14N HIL HEGGED BIT RATE GEN
A5 A5 A5 A5	0123	1820-0509 1820-0990 1820-1217 1820-1202 1820-1568	1C DGFL-HG1488L 1C DGFL 5N74L510 1C SN74L5125N
A5	YL	0410-1304	ATAL

REEE	BENGER	NUMBER T	CESCRIPTION
A6 A6 A6 A6	1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1	0160-1117 0160-4146 0160-6171 0160-0571	C-F 100PF 200V C-F 33PF 28 200V C-F 37PF 28 200V C-F 470 PF
Abbo Ab	10000 10000 10000	0160-0570 0160-0573 0160-0573 0160-2204	C-F 220PF 3-20K C-F 100PF 300V C-F 100PF 300V C-F 100PF 300V
A6 A6 A6 A6	12000	0160-0376	C-F 220PF 20k C-F 220PF 20k C-F 100PF 306 50V C-F -1UF 204 50V
46 46 46 46	2000	0160-0576 0160-0576 0160-0576 0160-0571	C-F 10F 20 50V C-F 10F 208 50V C-F 100P 200V C-F 100P F
A6 A6	L22 L24	0140-0196 0160-0570 4040-0754	C-F 150PF 300V
A6		1801-0535 1854-0477	PC EXTR BO BLU DIO SHOTTKY XSTR NPN 2N2222A
A6 A6 A6 A6	k2 k3 k5	0 5 - 0 16 0 5 - 0 80 0 5 - 0 80 0 5 - 0 83 0 5 - 0 34	R-F 511 12 .125m F K-F 1K12 .125m F K-F 1K12 .125m F K-F 5.11K12
A6 A6 A6 A6	#6 #4 #10	0757-0280 0757-0283 0757-0516 0757-0516	H-F 1K18 .125M F H-F 2K18 .125M F H-F 2K18 .125M F H-F 2K18 .125M F K-F 5L1 8 .125M
A6 A6 A6 A6	K13 K15 K15	0757-0446 0757-0461 0757-0461 0757-0467	H-F 511 1 125W H-F 5011K1 125W H-F 100 1 125W H-F 200 1 125W H-F 200 1 125W
Ab Ab Ab	HI F	0 15 1-0401 0 15 1-0401 0 15 1-0491	R-F 200 18 .125# R-F 31.1 18 .125#
A6 A6 A6 A6	0123 0015 005	1870-1508 1870-1515 1870-1515 1870-1515	10 SN74LS 04 10 SN74LS04N 10 DG1L SN74LS74 10 SN74LS74 10 SN74LS32
A6 A6 A6 A6	U6 U8 U9 U10	1820-1199 1820-0691 1820-1112 1820-1112	16 30743540 11L 16 30743540 11L 16 06ft 30741374
A6 A6 A6 A6		1820-1199 1820-1199 1820-1291 1820-1297 1820-1206	16 30/163 04 16 30/163 040 16 30/163 020 16 30/163 020
A6 A6 A6 A6	U16 U18 U20 U20	1820-1134 1820-1208 1820-1201 1820-1367 1820-1211	LL SN74LSQ2N LC-SN74LSQ8N LC-SN74LSQ8N LC-SN74LS B6N
AD AD AC AD	U21 U22 U23 U25 U25	1820-1112 1820-1437 1820-1204 1830-1149 1820-1437	C DUTL SN74L574 C SN74L5221 C 2A7 INP MANU C SN74L5221
A6 A6 A6 A6	U26 U27 U28 U29 U30	1820-1568 1820-1144 1820-1146 1820-1146 1820-1568	16 SN/415125N 16 SN/41502N 16 SN/415174N 16 SN/415125N
A6 Ab	835	1820-1437 1820-1568	15-2474L3231

Table 6-2. Replaceable Parts (cont'd)

l negati	ENT F	N=D DADY	CESCRIPT ION
3851	Bhayor	HURDERT	
	5	0000-255	CF 1000F 1200C
A} A} A} A}		0160-1878 0160-0271 0180-0215 0180-2635	C+ 100001 324405 C+ 100001 324405 C+ 100001 324405
	Nationa	0140-0174 0140-0291 0140-0291 0140-2615	C-F 10 15 15 4 4 2 5 4 4 2 5 4 4 2 5 4 4 2 5 4 4 2 5 6 6 6 6 6 6 6 6 6 6 6 6 6 6 6 6 6 6
	500	0140-0374	C-F LUIF 30V C-F LUIF 30V
4		0160-1378 0180-0291 0180-0291 0180-0291	C-F LUF 15V C-F LUF 15V C-F LUF 15V C-F LUF 15V
A7	C31	0780-5053	C-F 8000UF 15V
À	UR3 GRA GRA GRA	1901 - 0731 1901 - 0731 1901 - 0731	DIU-PHR 400V IA DIU-PHR 400V IA DIU-PHR 400V IA DIU SI ASSY 100V
À}	CR 7 CR IO	1991-1998 1991-1998	BIU-5417:172120 BIU-5417:172120
AT	Fi	2110-0342	FUSE B FER
2	222 222 222 1	1205-0309 4040-0755 0360-0535 4040-0755	HEAT SK-60388-FF PC EXIR BU VIO TERM-TEST PUINT PC EXIR BU VIU
AF	87	1853-0409	estr rap st
A7,	11 12 13 14 15	0812-1285 2100-1151 2100-1151 2100-1151	R-F 5 5% 3M PW R-F 357 1% 125W R-YAR 570 10% R-F 2K18 125W F
A 7 A 7 A 7	## #7 #8 #8 #10	0757-3183 0757-3178 0757-3178	R-F 2K18 , 125M F R-F 2K18 , 125M F R-F 100 1% , 25M R-F 200K12 , 125M
A7 A7 A7	RLL RLZ RLS	0757-0453 0757-0992 0757-0992 2100-3352 0698-3154	H-F 30-1K1 E-125H H-F 22-1 LE -5H H-F 22-1 LE -5H H-F 4-22K15H
A 7 A 7 A 7	RIO RIO RIO RIO	0757-02/4 2100-3351 2100-3351 0698-4421 0757-0280	R-F 1.21K18 R-VAR 20K 55M ! H-VAR 500 108 K-F 249 14 -125M K-F 1K18 1125M F
A 7 7 A 7 A 7 A 7 A 7 A 7 A 7 A 7 A 7 A	R21 R22 R23 R24	0131-0480 0131-0480 0131-0433 0696-1499	R-F 1K18 -125M F R-YAR 500 105M F R-F 1K15 125M F R-F 50-2K18
ATT	R25 R27 R29 R29	0757-0453 0698-4428 0698-4428 0698-4428 0757-0280	R-F 30-1K18-125M H-F 1-07K18-125M K-F 1-1 58 1/4W K-F 1-67K18 K-F 1K18-125M F
A 7 A 7 A 7	R30 R31 R32 R33	0757-0442 0757-0442 0757-0442 0757-0442	R-F lokie -125m R-F lokie -125m R-F lokie -125m R-F lokie -125m

BEST	BENCE	H-P PART	CESCRIPTION
ÄŽ	R34	0757-0442	H-F 10K18 -125H
	R35 R36 R37 R38 R39	0757-0449 0757-0338 0757-0453 0757-0453 0757-0280	H-F 20K18 .125# H-F 1K18 .25# F H-F 30-1K18 K-F 30-1K18.125# K-F 1K18 .125# F
	140 144 142 144	2100-3354 0498-7521 0757-0280 0698-3558 0757-0407	R-YAN 50K 108 R-F 1812 1251 F R-F 200 18 125H F R-F 200 18 125H
	R45 R46 R47	0/5/-0263 0/5/-0260	H-F 2K1R 125W F H-3 100 1R 25W H-F 1K14 125W F
17	ה לה לה ה היו היו היו היו היו היו היו היו היו היו	1820-1207 1820-1958 1820-0147 1828-0147 1828-0221	IC SNYALD JU N IC 14D10B ANAL IC V ROLLR IC V ROLLR IC V ROLLR IC V ROLLR 7912C
	U 7 U 8 U 9 U 10	1826-0043 1826-0049 1826-0393 1826-042	IC LM307H IC V AGLTH IC-LINEAR LM317T IC V RGLTR IC LM340-15
1	VA9 VAIO VAI2	1902-3209 1902-0522 1902-3139	DIU 15-49 28 .4H DIU 67 54 5M DIU 8.259 54 .4H
	No.		,

Table 6-2, Replaceable Parts (cont'd)

REFE	RENCER	NURBERT	CESCRIPTION
A8 A6 A8 A8 A8 A8 A8	מבר לבננו	1200 0 0 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1	CONNECTOR (2X25)

Assembly A9

BEST	RENCE	H-P PART NUMBER	CESCRIPTION
A9	CRI	1406-9041	DIO BRUG 100V35A
A9 A9 A9 A9	J1 J2 J3	1251-2915 1251-2915 1251-2915 1200-0588	CUNNPLSO (2X25) CUNNPCSO (2X25) CUNNPCSO (2X25) CUNNPCSO (2X25)
A9 A9 A9 A9	110 18 19 19	251-3915 1251-3246 1251-3365	CUNNPCSO (2X25) CUNNPCSO (2X25) CUNNPC EUGE CUNNPC EUGE
A9 A9 A9		251-3365 251-3365 251-3600 251-3600	sonn-ps edge pin; sonnestok
A9	RL	0811-1826	R-WH 05 104 3W

Assembly A11

REFE	SHATOR	H-P PART NUMBER	CESCRIPTION
ätt	12	1334-4338	CONN BC TSCONE
	ì		

Assembly A10		
REFERENÇER	H-P PART	CESCRIPTION
A100 052 A100 053 A100 053 A100 053	1940-3551 1940-3553 1940-3587 1940-3487	Bisplay-an its-H Leb yel Ain; Biob
A10 0557 A10 0559 A10 05510	1940-3487 1940-3487 1940-3487 1940-3487	
A10 0513 A10 0513 A10 0513	1940-3481 1940-3481 1940-3481 1940-3481	TEO AET HIW:0000 TEO AET HIW:0000 TEO AET HIW:0000
A10 0519 A10 0519 A10 0520	1990-0487 1990-0487 1990-0487 1990-0487	Tebb Aer wiw pood
A10 0522 A10 0523 A10 0523 A10 0525	2140-0016 2140-0016 2140-0016 2140-0016	LAMP INCO 50.06A LAMP INCO 50.06A LAMP INCO 50.06A LAMP INCO 50.06A
A10 0526 A10 0528 A10 0529 A10 0530	2140-0016 2140-0016 2140-0016 2140-0016	LAMP INCD 5V-06A LAMP INCD 5V-06A LAMP INCD 5V-06A LAMP INCD 5V-06A
A10 0531 A10 0533 A10 01A	2140-0016 2140-0716 2140-0016 2140-0016	LAMP INCO 37.06A LAMP INCO 37.06A LAMP INCO 37.06A
WIO 14	1251-1365 1200-0424 1200-0424 1200-0424	CONN PC 44CUNT R SKI IC 14-CON SKI IC 12-CON
A10 R1 A10 R2 A10 R4 A10 R5	0157-0384 0157-0384 0157-0384 0157-0384	R-F 20 18 125H R-F 20 18 125H R-F 20 18 125H R-F 20 18 125H
ALO RO ALO HB ALO HB ALO HB	0757-0384 0727-0274 0757-0274 0757-0274 0757-0438	R-F 20 1% 1125m R-F 20 1% 1125m R-F 1.21K1% R-F 1.K1% 125m F R-F 5.11K1%
A10 51 A10 55 A10 55	5060-9436 5060-9436 5060-9436 5060-9436 5060-9436	A MARKET A M
A10 56 A10 57 A10 58 A10 510	5000-9430 5000-9430 5000-9430 5000-9430 5000-9430	SM P-BIN SINGLE
A10 513 A10 513 A10 513	5060-9436 5060-9436 5060-9436 5060-9436 5060-9436	SH P-BIN SINGLE SH P-BIN SINGLE SH P-BIN SINGLE SH P-BIN SINGLE
A10 \$16 A10 \$17 A10 \$18	5060-9436 5060-9436 5060-9436	Sw P-BIN SINGLE Sw P-BIN SINGLE Sw P-BIN SINGLE
A10 VR1	1902-3070	D1U 4-22V 54 -4W

Table 6-2, Replaceable Parts (cont'd)

BEST	FACER	NURBERT	CESCRIPTION
A 200		0140-3874 0160-3894 0160-3896 0160-0376	C-F 10PF 200 V C-F 10PF 200 V C-F 11PF 200 Z00 V C-F 11PF 200 Z00 V
Al 3	53	0160-0576	C-F : 1UF 208 50V C-F : 1UF 208 50V C-F : 1UF 208 50V
413	CH2	1381-1888	BIB-\$HIF:1N1138
Aly Alg	13	1250-1163	SUNN RE BNS
ALY	BP12	2190-0084	WASH-LOCK INTI/4
AL S	35	1854-8313	xxfr 31 3n3782
A19 A19 A19	R2 R3 R5 R5	0757-0458 0757-0458 0757-0442 0757-0442 0757-0260	R-F SI-IKI B R-F SI-IKI B R-F INIB 125M F
A 4 4 4 4 4 4 4 4 4 4 4 4 4 4 4 4 4 4 4	K6 K1 R8 R9 KLO	0757-3280 0757-3437 0757-3437 0698-4454 0698-7212	R-F 1K18 125M F R-F 4.75K18 R-F 575K18 R-F 100 18 .05M
A18 A19	R12 R13 R13	2100-2408 0648-7212 0698-4454	R-VAR LOK R-F 100 IR .05W R-F 523
A19999	555	3101-1598 3101-1598 3101-1598 3101-1598	
AL9	50 57	1101-1598	SW SLIDE UPOT
Aly	Už	1820-1624 1820-1297	IC SN 745241 IC DGTL 74L5266N

Assembly A21

REFE	BENCER	NUMBER T	CESCRIPTION
A2 A2 A2 A2	30000	0160-4186 0160-4186 0160-4186 0160-0576	7-1-4-3-10-6-20-6-20-6-20-6-20-6-20-6-20-6-20-6
A21	Co	0100-0576	CHF -1UF 204 50V
A2 A2	CH 2 CH 3 CH 4	1901-1038 1901-1038 1901-1038	D10-5#11-174130 D10-3#11-174130
154	Jì	1251-370'	CUNN-PUST 15H
	2222	#24-02 2 #24-02 2 #34-02 3 #34-02 3	#5 # 5 2019004 #5 # 5 2019004 #5 # 5 2019004
421 421 421	H H H H H	0 5 - 0 5 0 15 - 0 5 0 15 0	K-F 51.1K18 R-F 51.1K18 R-F 51.1K18 R-F 10K18 125W
A 2 1 A 2 1 A 2 1 A 2 1	K 9 K 7 K 8 K 9 K 9 K 9 K 9 K 9 K 9 K 9 K 9 K 9 K 9	0 5 - 0 42 0 5 - 0 42 0 5 - 0 40 0 5 - 0 80 0 5 - 0 80	#-F 10K1# 1225# #-F 10K1# 1225# #-F 1K1# 1225# #-F 1K1# 1225#
24 24 24 24 24 24	#1123 #123 #123	0151-0480 0151-0487 0151-0437	H-F 1K18 125W F H-F 1K75K18 H-F 4.75K18 K-F 4.75K18
421 421 421	4 1 8 7 R 2 D R 2	0151-0131 0694-1212 0694-1212	R-F 4.75Kl t H-F 51.1 l t H-F 100 l t 05 W H-F 100 l t 05 W
A21	H21	0698-1575	R-F 100 1% .05H
A21	ΠŢ	1850-1918	IC SN74LS 24IN


Assembly A22

REFE	BENCE	H-P PART NUMBER	CESCRIPTION
A22	51	1131-1720	SH PBIN DPDI

Assembly A20

81218	ENCE	H-P PART	CESCRIPTION
¥50 ¥50		321 - 1040 321 - 1946	CUNN 24F MCK RIB CONNECTOR CONN 25CONT DIP
A20 A20 A20	23 23	3101-2128	ZM WOL BCD CODED ZM-ZF - LV

RF':FB	FNCE	H-P PART	CESCRIPTION
121	FL I	3181-5538	FILTER LINE






Figure 6-2. Typical Pod Assembly

Table 6-2, Replaceable Parts (cont'd)

15452A	(8170A	Option	002	only)
--------	--------	--------	-----	-------

reference besignator	NUMBER	CESCRIPTION
4 17777 1711 A	15452-66501 5040-80105601 5040-80105601 5040-80105601 5040-80105601 5040-80105601 5040-80105601 5060-80105601 5061-1218	BD AY ADDR DRVK HOUSING TOP
TO THE PERSON NAMED IN COLUMN TO THE	11 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1	EBE ABAB BIIF/UEA EBE ABAB BIIF/UEA
1		. 1

BESTGRACER	HOR PART	CESCRIPTION
A 553		2-F 1330F 33V 2-F 1330F 33V
	0160-0571 0160-0571 0160-0571	C-+ 470 PF
A1 0003	01611-9571 0160-0571 0160-9571	C-F 470 PF C-F 470 PF
Al 617 Al 628	0160-05/1	7-E 410 PE C-F 470 PE C-F 470 PE
	0140-0371 0160-3371	C-F 470 PF
A1	0757-9346 0757-9346 0757-9346	######################################
AL KO AL RU AL RU AL RU AL RU	0131-3346	R-F 10 18 11111111111111111111111111111111
AL RIZ	0 /5 / - 0 4 3 / 0 / 5 / - 0 4 3 / 0 / 5 / - 0 / 5 / 5 / 5 / 5 / 5 / 5 / 5 / 5 / 5 /	H-F 4.75KLE R-F 4.75KLE R-F 4.75KLE R-NEIWORK 4.7K
A1 U1 A1 U2 A1 U3	1950-1718	le sniges gain

Table 6-2, Replaceable Parts (cont'd)

AL 15451-06501 BD AY ADDR PUD HP1 5040-4012 HUUN PG 22-28 PH HP2 5047-1412 HUUN PG 22-28 PH HP4 10210-20101 GLIP CONN HP4 08171-2211 GBL ADAAP HH1/NBRN HP5 5061-1211 GBL ADAAP HH1/NBRN HP5 5061-1212 GBL A
til 3881-1223 abay bhf/gan

REFER	ENCER	NUMBER	CESCRIPTION
***************************************	142 142 143 143 143 143 143 143 143 143 143 143	0160-1386 0160-1386 0160-1386	ATTACK THE THE THE THE THE THE THE THE THE THE
***	0 0 0 0 0 0	0160-+386 0160-4386 0160-4386 0160-4386	C-+ 3354 24 50000 A 50
AL	517	0160-3516	C-+ : LUF 204 30V
	CHA CHA CHA CHA	1901-1098 1901-1098 1901-1098 1901-1098	3 - 5 - 1 - 1 - 1 - 1 - 1 - 1 - 1 - 1 - 1
44	CR P CR P CR P CR P CR P	1901-1098 1901-1098 1901-1098 1901-1098	00000000000000000000000000000000000000
	2000	1854-0215 1854-0215 1854-0215 1854-0215	######################################
	2000	1854-0215 1854-0215 1854-0215 1854-0215	######################################
	R L R 2 R 3 R 4 R 5	0644-1260 0647-8660 0647-8660 0647-8660 0657-8660	######################################
444	R6 R7 R8 R7 R10	0648-7260 0648-7260 0648-7260 0648-7260 0648-7260	R-F 10K 18 -05M R-F 10K 18 -05M R-F 10K 18 -05M R-F 10K 18 -05M
4	H 1 2 H 1 3 H 1 3 H 1 3	0757-0280 0757-0280 0757-0280 0757-0280	44444444444444444444444444444444444444
	RIO RIB RIB RIO RZO	0757-0280 0757-0280 0757-0280 0757-0280	CATAL CA
	R21 R23 R34 R31	0648-7277 0648-7277 0648-7277 1810-0378 0648-7252	K-F 51:1K 14:05 K-F 51:1K 14:05 K-F 51:1K 14:05 K-F 5:05K 14:75
	R32 R34 R35 R36	0698-7252 0698-7252 0698-7252 0698-7252 0698-7252	H-F 4-64K 18-05 H-F 4-64K 18-05 H-F 4-64K 18-05 H-F 4-64K 18-05
	R37 R38 R39 R40 R41	0678-7452 0678-7452 0678-7452 0678-7452 0678-7212	K-F 4-64K 18-05 R-F 4-64K 18-05 R-F 4-64K 18-05 R-F 100 18-05H
	R42 R43 R44 R45 R46	0648-7212 0648-7212 0648-7212 0648-7212	X-F 100 14 .05 M X-F 100 14 .05 M X-F 100 14 .05 M X-F 100 14 .05 M
	R47 R49 R50 U2	0698-7212 0698-7212 0698-7212 0698-7212 1620-1918	R-F 100 12 -05M R-F 100 12 -05M R-F 100 12 -05M R-F 100 12 -05M

Table 6-2, Replaceable Parts (cont'd)

15454A

REFERENCE	Hühbert	CESCRIPTION
A1	15454-66501	BD AY CONTR PUD
1944 1944 1944 1944 1944	5040-8012 5040-8125 10233-62101 5040-3563	HOUSING PORTOR SCRIPTOR SCRIPT
*****	001-1217 2001-1217 2001-1217	SBF WAY-PROTECT
M6 W7 W8 W9 W10	200 - 210 200 - 220 200 - 220 200 - 222	SHE ADAR HIT/USE
217	3001-1323	SBF ABAB AHLYAFA
1		
		ı)
-		
:		
		1

DEPI	BENCER	HUHBERT	CESCRIPTION
Â	موردين دردادين	0160-0570 0160-0570 0160-0570 0160-1386	C-# 3300# == 3000 C-# 3300# == 3000 C-# 3300# == 3000
À	6 6 6 7 8 9 1 9 1 9	0160-1386 0160-1386 0160-1386 0160-0576	C-+ 310+ 350 X 300
	613	0140-0516 0160-0610 0160-0617	C-F : 1UF 208 50V C-F : 1UF 208 50V
A	CHI CHI CHI CHI CHI CHI	1901-109# 1901-109# 1901-109# 1901-109#	010-24-1-1014120 010-24-1-1014120 010-24-1-1014120 010-24-1-1014120
A	CR6 CR7 CR8 CR 10	1901-1098 1901-1098 1901-1098 1901-1098	
À	1	9100-2264 9100-2264 9100-2264	COLL HED S. BUH
AL AL	HP2	1460-1473	SPRING
	מיניניני	1854-0215 1854-0215 1854-0215 1854-0215	2004 2004 2004 2004 2004 2004 2004 2004
ΑÌ	30	1853-9215	XSPH Fer 203245
	R23 R3 R5	0698-7252 0690-7252 0698-7252 0698-7212 0698-7212	R-F 4.64K 14.05 R-F 4.64K 18.05 R-F 4.64K 18.05 R-F 100 18.05M
	R 6 R 7 R 9 R 1 R 1 R 1 O	0648-7212 0644-0120 0644-0120 0644-0120 0648-7216	R-F 100 1 .05m R-F 100 518.5m R-F 100 518.5m R-F 100 18.05m
	H12 H13 H14 H15	0074-7260 0074-8600 0074-8600 0074-8600	R-F 10K 18 -05W R-F 10K 18 -05W R-F 10K 18 -05W
	R10 R23 R35 R20 R30	0698-7260 1810-0030 1810-0125 0698-7212 1810-0395 0698-7212	R-F 10K: 18 05M NETWORK 7 RES R-DETWORK 4.7K R-F 100 K 4.7K R-NITW 47K 7X R-F 100 1K 05M
	R37 R38 R39 R4C R41	U698-7212 0698-7212 0698-7212 0698-7212 0698-7236	R-F 100 16 -05W R-F 100 16 -05W R-F 100 12 -05W R-F 100 12 -05W R-F 1K 18 -05W
A 1	R42	0698-7205	R-F 51.1 14.05m
	02 03 05	1820-1887 1820-1887 1820-1887 1820-1918 1820-1887	ic polit susset

Table 6-2, Replaceable Parts (cont'd)

15455/5GA

Besternser	NURBERT	CESCRIPTION
A PETER TERMS NAMES OF	15455-66501 5040-40125 0641-030601 15040-1503 08170-41603 08170-4165 081	HID AY DATA PUD HUUS TEED TANA DATA PUD HUUS TEED TANA DATA PUT SCHIP AND AND HUTELY CLIP AND AND HUTELY CHIP AND AND AND HUTELY CHIP AND
	it	
i		ţ.
	i	
		•
!		
		1

			·
BEST	BENCER	NURGERT	CESCRIPTION
444	2222	0160-0570 0160-0570 0160-0570	C-F 3200F +-204 C-F 3200F +-204 C-F 3200F +-204
4444	CC	0160-0570 0760-0610 0760-0610 0760-0610	C-F 220PF +-20% C-F 220PF +-20% C-F 210F 20% 50V
****	5123	0160-0576 0160-0576 0160-0576 0160-0576	C-F 10F 208 50V
4444	C1000	0160-0576 0160-0576 0160-0576	C-F - 1UF 201 50V C-F - 1UF 202 50V C-F - 1UF 202 50V
* ****	CHAST CHAST	0160-0576 1901-1098 1901-1098 1901-1098 1901-1098	C-F .10F 20& 50V
444	CRA CRA CRA	1901-1098 1901-1098 1901-1098 1901-053)	DIU-5417 - 10-150 DIU-5417 - 10-150 DIU-5417 - 10-150 DIUDE-5CIUTTAY
***	13	9100-2264 9100-2264 9100-2264 9100-2264 9100-2264	
	Lo Lu	9100-2264 9100-2264	COIL HED STRUM
A).	HP1	1460-1473 1455-0081	Spring XSER EBE 4N5495
***	2222	1855-0081 1855-0081 1855-0081 1855-3081	XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX
âŧ	16. 18.	1855-0381 1855-0081 1855-0081	asir fel 103333
***	R2 R3 R5	0698-7212 0698-7212 0698-7212 0698-7212	R-F 100 12 -05H R-F 100 13 -05H R-F 100 14 -05H R-F 100 14 -05H
***	# 0 # 8 # 1 0	0698-1212 0698-1212 0691-7212 0699-0120	H-F 100 15 05 H H-F 100 15 05 H H-F 100 540 540 F R-F 100 546 5H
	R12 R13 R15	0699-0120 0699-0120 0699-0120 0699-0120	M-F 100 548.5M M-F 100 548.5M M-F 100 548.5M M-F 100 548.5M M-F 100 548.5M
	R16 R18 R19 R21	0699-0120 0757-0274 0757-0274 0757-0274	K-F 100-580-58 K-F 1-75K18 K-F 1-75K18 K-PETWORK 1-7K
***	77 77 77 71	1020-1087 1020-1087 1020-1087 1020-1087 1020-1287	TE BUIL SNISSOL
Â	10 11 11 11 11 11 11	1820-1887 1820-1887 1820-1887 1820-1887	1C DGTL 5N/5361 1C DGTL 5N/5361 1C DGTL 5N/5361

BACK DATING MANUAL CHANGES

SECTION VII BACKDATING

7-1 EARLIER MODELS

7-2 Earlier models are equipped with A13 Bd Ay PROM (Service Sheet 1F) instead of ROMs on A1. In the event of failure, replace A13. The individual PROM's are not replaceable.

7-3 SERIAL NUMBERS 1739G00101 TO 115

7-4 These models are fitted with A1 Bd Ay Microprocessor 08170-66501 Rev. A instead of Rev. B. Display blanking may occur at critical frequencies of the external BREAK IN, START IN and HP-IB addressing/de-addressing.

SERVICE INFORMATION

SECTION VIII SERVICE

8-1 INTRODUCTION

8-2 This section contains component layouts, schematic diagrams, principles of operation and service information. These are organized as 'Service Sheets', which are identified by a large number within a square in the lower corners. Service Sheet 0 contains information for the instrument as a whole, and assists trouble-shooting to board level. Other service sheets concern specific boards, see Tables 8-1 and 8-2. Schematic Diagram symbols are summarized in Table 8-3. Diagnostic test procedures are summarized under 5 8-11.

Table 8-1, Index to Assemblies

, , , , , , , , , , , , , , , , , , , ,	Sprvice Sheet
Block diagram	0
A1 µP	1 .
A2 RAM	2
A3 RAM Opt	3
A4 Addr	4
A5 HP-IB/RS 232	5
AG Control	6
A7 PS	7
AB Mother 1	Layout: 7
A9 Mother 2	Wiring: 1-7
A10 Display	1
A11 Keyboard	1
A12 Conn Bd	2,6,4
A13 PROM	1
A19 Switch	G
A20 I/F Conn	5 :
A21 Trigger	4
A22 Cable Ay Power Switch	7
15453A Addr Pod	4
15454A Control Pod	6
16455A Data Pod 0-7	2
16456A Date Pod 15-8	21
Mainframe	Figure G-1
Pods	Floure 6-2

8-3 SAFETY CONSIDERATIONS

8-4 Although this instrument has been designed in accordance with international safety standards, this manual contains information, cautions, and warnings which must be followed to ensure safe operation and to retain the instrument in tafe condition (see Sections II

and III). Service and adjustments should be performed only by qualified service personnel. After repair, the After Service Safety Chack (6 8-27) must be performed.

WARNING

Any interruption of the protective (grounding) conductor (inside or outside the instrument) or disconnection of the protective earth terminal is likely to make the instrument dangerous. Intentional interruption is prohibited.

- B-5 Any adjustment, maintenance, and repair of the opened instrument with voltage applied should be avoided as much as possible and, when inevitable, should be carried out only by a skilled person who is aware of the hazard involved.
- 8-6 Capacitors inside the instrument may still be charged even if the instrument has been disconnected, from its source of supply,
- 8-7 Make sure that only fuses with the required rated current and of the specified type (normal blow, time delay, etc.) are used for replacement. The use of repaired fuser, and the shortcircuiting of fuseholders must be avoided.
- 8-8 Whenever it is likely that the protection offered by the fuses has been impaired, the instrument must be made inoperative and secured against any unintended operation.

WARNING

Adjustments described herein are performed with power supplied to the instrument while protective covers are removed. Energy available at many points may, if contacted, result in personal injury.

8-9 PRINCIPLES OF OPERATION

8-10 A description how the instrument works in general is contained in Service Sheet 0. More detailed circuit descriptions are contained in subsequent service sheets. The symbology used in block and circuit diagrams is explained in Table 8-3.

8-11 TROUBLESHOOTING

IMPORTANT NOTE

If boards A1 or A2 are removed, the B170A will power-up with the following parameters:

8-BIT DATA BUS, INT ADDR MODE,
AUTO CYCLE, TTL OUTPUT,
MAN CLOCK MODE.

In the Extended Memory Option 001, removal of A2 or A3 causes loss of A3 data (A3 uses A2's battery back-up and has no batteries of its own).

Removal of A3 may mean that the F₁, T₂, and L-address are out of address range, F₂ and T-ADDR will then be automatically set to zero, and L-ADDR to the highest available address.

B-12 The B170A is equipped with a number of built-in troubleshooting sids:

Go/No Go Tests for: Indicators, ROMs.

Digital Signature Analysis (DSA) routines which help verify a suspect sus-assembly and assist in troubleshooting to component level.

Before commencing any of these tests, verify the power supplies in accordance with Service Sheet 7 and the adjustments in Section V.

8-13 Indicator Test

8-14 If all lamps do not light briefly at switch-on (5 3-6), procede as follows:

Set A1S1 to T (Figure 8-1).

Press A1S2 to 3 - all LED's should light for approx. 1 s.

Press the zero key (0) on the front panel - all indicators should light for approx 3 s.




Figure 8-1, Location of Internal Switches

B-15 ROM Test

8-16 This test establishes that the stored µP program is correct, Each part checks a specific ROM, correct function being indicated by a specific display. To access each part of the test:

Set A151 to T (if not already selected),

Press the ADDRESS/DATA value kny shown below:

ADDRESS/DATA	ROM	DISPLAY		
Value Kny	Telled	Data Code BIN Selected →	roar	HEX
1	AIUI		1 -> 377	1 -+ 3FF
2	A1U2	All	2 -+ 377	2→ JFF
3	LUIA	bits	3 -+ 3/7	3-+ 3FF
4	ATUA	high	4-+377	A→ 3FF
5	ATUS	i	6 -+ 377	6-+ 2FF
G	AIUS	[6 -+ 377	Ø→ åFF

8-17 DSA Test Routines

8-18 The following test routines are available for DSA using the HP Model 5004A Digital Signature Analyzer:

Test Routine and designator		Documentation Service Sheet
Address Board	. A	4
HP-IB RS 232C	В	5
Control Board	C	6
Display	D	1
Operational RAM	E.	1
User RAM	F	2,3
Address Counter	1	4
Microprocessor	2	1
Keyboard	3	1

The DSA concept is presented in the Model 5004A's Manual.

8-19 Signature documentation in this manual is organized as follows:

in the following paragraphs. The complete procedure is explained,

On the component layouts, To permit rapid location of the 5004A probe and fast signature verification, the signatures are shown within the IC outline adjacent to the pin concerned. The corresponding test routine is indicated next to the title, bottom left of page. Test-set-up, procedure and reference signature values are given here,

On the schematics, All points with a signature are identified by the designator of the test routine concerned.

This allows rapid appraisal of the circuit between adjacent 'good' and 'bad' signatures once these have been established,

8–20 As the signature obtained at any point depends on the DSA routine and 5004A connections, always check the selection procedure each time a new test routine is required:

> Set A151 to T (if not already selected), Press A152 to B (when initially selecting a test routine and when changing test routines), Press the ADDRESS/DATA value key shown,

and verify the reference signatures:

Reference signature	Example of actual signal	5004A lamp	Signature Value	
SH (signature, high level)	+5 V supply,	Bright	See Service	
	5004A probe input floating, RESET button pressed.	Glows	Shuet	
SHF (signature, high level, (lashing)	Clock signal	Flashing	Same as SH	
SL (signature, in low level)	Ground	110	0000	
SLF (signature, low level, flashing)	Clock signal	Flashing	0000	

8-21 Address Board Routine (DSA Routine A)

8-22 Connect as follows:

5004A	B170A BD AY A1 Testpoint
START,STOP	G/H
CLOCK	CLK
GROUND	GND

Release all 5004A pushbuttons and set the 8170A as follows:

all jumpers in the NORMAL position, set A1S1 to T, press A1S2 to R, press the A key on the front panel.

Verify that the SH reference signature (see A4 Component Layout, DSA Routine A) is H3UH. Proceed by taking and comparing signatures shown on the layout.

B-23 HP-IB/RS 232C Board Routine (DSA Routine B)

8-24 Connect as follows:

5004A	8170A BD AY A1 Testpoint
START, STOP	G/H
CLOCK	CLK
GROUND	GND

Release all 5004A pushbuttons and set the B170A as follows:

jumpers A5W4, A5W5 to DSA, both Address selectors (rear panel) to 111 111, set BAUD RATE (rear panel) to 150, set A1S1 to T, press A1S2 to R, press the B key on the front panel.

Verify that the SH reference signature (see A5 Component Layout, DSA Routine B) is 3374. Proceed by taking and comparing signatures shown on the layout. When completed, put back jumpers A5W4, A5W5,

In earlier models, it may be necessary to switch the instrument off (as well as setting A151 to NORMAL) in order to leave this routine,

8-25 Control Board Routine (DSA Routine C)

8-26 Connect as follows:

5004A	B170A BD AY A1 Testpoint
START, STOP	G/H
CLOCK	CLK
GROUND	GND

Release all 5004A pushbuttons and set the 8170A as follows:

jumpers A4W6, A4W7 to DSA,
ENable switches 1, 2, 3, 4 (rear panel) to OFF,
RFD switch to LOW,
DAV switch to HIGH,
DELAY ADJ to MIN,
Control Pod 15454A connected,
Set A1S1 to T,
press A1S2 to R,
press the C key on the front panel.

Verify that the SH lignature (see AG Component Layout, DSA Routine C) is 1658, Proceed by taking and comparing all signatures shown on the layouts. When completed, put back jumpers A4W6, A4W7.

8-27 Display Routine (DSA Routine D)

B-28 Connect as follows:

8170A BD AY A1 Testpoint	
G/H	
CLK	
GND	

Depress 5004A's clock button () and release all other pushbuttons,

Set the B170A as follows:

Jumper A1W3 to DSA (serial numbers 1739G00116 and higher), alternatively lift U36 pin 11 from socket and connect to +5 V at U36 pin 14 (serial numbers 1739G00115 and below), set A1S1 to T, press A1S2 to R, press the D key on the front panel.

Verify that the SH reference signature (see A1 Component Layout, DSA Routine D) is AH7P. Proceed by taking and comparing signatures shown on the layout.
When completed, put back the jumper A1W3/U36 pin 14.

8-29 Operational RAM Routine (DSA Routine E)

B-30 Connect as follows:

5004A	8170A BD AY A1 Testpoint
START, STOP	G/H
CLOCK	CLK
GROUND	GND

Release all 5004A's pushbuttons and set the B170A as follows:

all jumpers in NORMAL position, set A1S1 to T, press A1S2 to R, press the E key on the front panel,

Verify that the SH reference signature (see A1 Component Layout, DSA Routine E) is 2 PP4. Proceed by taking and comparing signatures shown on A1 layout for DSA Routine E.

8-31 User RAM Routine (DSA Routine F)

8-32 Connect 5004A as above and release all

buttons, Set the 8170A as follows:

remove A3 Extended Memory Board (applies to Option 001 only), remove A5 HP-IB/RS 232C, set DATA switch on rear panel to high, set A1S1 to T, press A1S2 to R, press the F key on the front panel.

Verify that the SH reference signature (see A2 Component Layout, DSA Routine F, 1 k Memory) is 205A. Proceed by taking and comparing signatures shown on the layout.

B-33 For the 8170A Option 001 only, replace A3 Extended Memory Board and verify that the SH reference signature (see A3 Component Layout, DSA Routine F, 4 k Memory) is now 95P7. Proceed by taking and comparing signatures shown on the layout, Note that, for the extended memory, the 5004A's CLOCK button must be deprested () when taking signatures from the RAM data putputs (pins 9 to 16 on each RAM IC),

8-34 Address Counter Routine (DSA Routine 1)

8-35 Connect as follows:

5004A	8170A BD AY A1 Testpoint
START, STOP	U40 pin 2
CLOCK	U7 pin 6
GROUND	Chassis

Check all 5004A pushbuttons are released. Then procede as follows:

remove A3 Extended Memory Board (applies to Option 001 only), set A1S1 to N, on front panel, select: 8-BIT, AUTO, INT ADDR MODE, INT CLOCK 0.2 MHz — 2 MHz, Load F-ADDR zero Load L-ADDR 3FF (HEX address code) press START (for active state).

Verify that the SH reference signature (see A4 Component Layout, DSA Routine 1, 1 k Memory) is 8P54. Proceed by taking and comparing signatures shown on the layout.

B-36 The following is for 8170A Option 101 only: replace A3 Extended Memory Board, change L-ADDR to FFF.

8-4

Connect as follows:

5004A	8170A BD AY A4 Testpoint
START, STOP	U40 pin 7
CLOCK	U7 pin 6
GROUND	Chassis

Check that all 5004A pushbuttons are released. Verify that the SH reference signature (see A4 Component Layout, DSA Routine 1, 4 k Memory) is 826P, Proceed by taking and comparing signatures shown on the layout.

B-37 Microprocessor Routine (DSA Routine 2)

8-38 Connect as follows:

5004A	8170A BD AY A1 Testpoint
START, STOP	Address Bit A15
CLOCK	CLK
GROUND	GND

Check that all 5004A pushbuttons are released. Set the 8170A as follows:

Set jumper A1W1 to DSA, remove jumper A1W2 (later models, set to DSA), set A1S1 to T, press A1S2 to R,

Verify that the SH reference signature (see A1 Component Layout, DSA Routine 2) is 0003. Proceed by taking and comparing all signatures shown on the layout. When completed, put back jumpers A1W1, A1W2. If instrument is fitted with A13 Bd Ay PROM instead of ROMs A1U1 to U6, use A13 Component Layout, DSA Routine 2 as well.

8-39 Keyboard Routine (DSA Routine 3)

B-40 Connect and set the 5004A as follows:

5004A	B170A BD AY A1 Testpoint
START, STOP	G/H
CLOCK	CLK
GROUND	l GND

Check that all 5004A pushbuttons are released. Set the 8170A as follows:

a'l jumpers in the NORMAL position, set A1S1 to T, press A1S2 to DSAII,

Verify that the SH reference signature (A1U20 pin 6) is C788. Connect the 5004A's data probe to A1U20 pin 6. Press each front panel control in turn and verify the signature obtained:

KEY	BIGNATURE	KEY	BIGNATURE	KEY	BIGNATURE
8 017	BUBH	F Abbit	6 1 7 P	٨	CPOI
IS BIT	Ups7	TADDR	8/61	Ð	APOI
INT ADDIT	C 4 9 P	LADDR	FIBP	C	A 6 1 6
EXT ADDR	AGEG	ADDR	616C	D	ALEU
AUTO :	77C6	DATA	4 H H P	£	1400
SINGLE	5 H 7 A	ENTER	AZF3	F	UUOB
TTL	0300				
VAR	D 0 4 C	0	6609	START	DPCH
2 WIRE	4707	1	0683	STOP	PUOD
3 WIRE	PHED	2	8511	TWD	7 D H P
EXT (clock)	3661	3	P U 1 2	DACK	670P
MAN	PFOB	4	4 F C A		
2 MHz	1 F 7 3	6	5 7 B F	HEX	8307
.2 MHz = 20 1Hz	8 2 6 4	6	78511	DEC	4 H 3 7
20 kHz	7 U 6 0	7	B D O O	120	C 6 9 1
2 hHz == 200 Hz	P 2 H 6	В	4 6 6 U	BIN	PJUP
700 Hr - 20 Hr	0451	0	P473		

8-41 RECOMMENDED TEST EQUIPMENT

8-42 Refer to Table 1-1.

8-43 REPAIR

8-44 Any necessary repair procedures are described on the appropriate service sheet. Board layouts include a component locator (grid reference with index). Mainframe structure and components are illustrated in Figure 6-1. Reference designators and abbreviations are listed in Table 6-1.

8-45 Service Aids

8–46 25-pin extender boards are available under HP part number 5061–2160.

8-47 After-Service Safety Check

8-48 Execute the following checks when servicing is completed.

8–49 Disconnect power cord from line, Visually inspect interior of instrument for any sign of abnormal internally generated heat, such as discolored printed

circuit boards or components, damaged insulation, or evidence of arcing. Determine cause and remedy,

- 8-50 Check cabinet/ground pin continuity in accordance with IEG/VDE, Flex the power cord while making the measurement to detect any intermittent discontinuity. Check internal ground connections on boards and frame, Also check resistance of any front or rear panel ground terminals marked \(\frac{1}{2} \).
- 8-51 Check cabinet/line isolation in accordance with IEC/VDE. Replace any component which results in a failure or refer to production Memo or Service Note issued by product division for alternate action.

- 8-52 Check line fuse to verify that the proper value is installed,
- 8-53 Check that safety covers are installed (Figure 6-1, MP10).
- 8-54 Check that all coaxial and flat cables inside are properly connected. Check that all boards and the heatsink on the chassis are properly connected, Verify that the board clamp (Figure 6-1 MP6) is fitted).
- 8-65 Inform Hewlett-Packard (internally, the responsible product division) of any repeated failures in the above tests or any other safety features.

Table 8-2, Service Sheet Index

Service Sheet	,	
0		Block diagram
1A	A1, A10, A11	Keyboard, Control Port
1B	A1	Microprocessor I/O Ports
1C	A1	Microprocessor, Operational Memory
1D	A1	Display Logic, µP Supplies
1E	A1, A10	Displays
1F	A13	PROMS.
2A	A2	Battery back-up
2B	A2, A19	1 K byte User RAM
2C	A12, 15455A/66A	- Data Output
3	А3	3 K byte User RAM (Option 001)
4A	A4, A10, A21	Rate Generator, Address Logic Control
4B	A4, A21	Address Logic
4C	A12, 15453A	Address Input (Bits 0-9)
4D	A12, 15452A	Address Output (Option 002)
БA	A5, A10, A20	HP-IB Interface
5B	A5, A20	RS 232C Interface
6A	A6	Control Logic
6B	A6, A19	Control Logic, EN Inputs
6C	A12, 15454A	Control I/O, Address Input (Bits 10, 11)
7	A7, A9, A10	Power Supplies

Table B-3, Schematic Diagram Notes (1 of 2)

The following symbols conform, as for as possible, with ANSI Y 32.2, IEEE No. 315 and ANSI Y32.14 (for the logic symbols). These standards should be consulted when further informations is required.






Table B-3, Schematic Diagram Notes (2 of 2)




BLOCK DIAGRAM 8170A




O -1


BLOCK DIAGRAMS
8170A Overall
μ P Data Bus
Data Bus


μP DATA BUS DETAIL





DATA BUS DETAIL











BLOCK DIAGRAMS µP Address Bus Address Bus

YRFD 1 Device rendy 6B A6 U20 pin 6 YRFD = RFD (S) 1A A1 U9 pin 8

1	
	Table 8-0-1, Index of Internal Control Signals

													У пска						addiess counter		YLEN,YAUG,YLWA	В			for data	,	PRFD			
1. For easy	intarance,	l apsilong only	n high laval trua, N	= low level truel are igne	ored for purp	o of alphabatical ord	ier, e.g., YEAM appears	NDAC	75 I	lata accepted by device)	6C 1545 pin 1	i4A U4 2	Control pod input	GB	A6 Q1	DAV circuit enable	NIRO	56	interrupt i request	C A1 U49 pin	operating error causes	6B A5 U8 pln 7 6 6A A5 U1/2 plns 37, 38		YNUN	2 Internal active state signal	1A A1 U9 pin 7	hb	OA AD	46 U2, pin 12	YACT topic
	, ,	ulatad a u 20		In bus bit 3, A2 is addir	an have total Ph			YDAV	72 [nta valid	GB AG U	120	LATCH, NOR, 3WH	. 6C	15454A U1 pin 1	Control pad output					taltware to generale			nÆ.	26 Read factive	1C A1 U49 pin 34	lμβ	IG A	11 U25 pin 0, 10	Generates BAW2
k mini tinak	airtii ain	Alutan n'h'' bro	- microprocusor m	ia narait 2' vs ir uddi.	rs out ou 2,						pin B		DAC, PDAV, DAV				NLAD	AA	Fetch L-ADDR 4	A A4 U30 pin	6 NLAD = ADS3.ADS2	! 4B A4 U24/25	Enables L-ADDR bus	1	high), write	, ,	,		V1 U17 pin 13	Generates R/W3
													delay setting				IILAD	*1*9	retui E-Moon 4	A A4 Oa0 pm	ADS1, NADR	pint 1, 15	driver		(active low)				V1 U11 pin 21 V1 U10 pin 21	Data bus PIA 1779 Addrbus PIA 1879
		·				 		YDEN	27 [aldana yalqal	IC ALU)10 pin 12	μλο, μλο, μλη	10	A1 R4B/45	Slows control clack	YLATCH	מל	Clock for G	B AG U32 nini	EAM, CKD, ICK.	4B A4 U54/55, pin 11	Cincks address output latch				THE MITTER		•	Operational BAM B/W
	_													1D	A1 U22 plnt 1, 2	Enables display	1 (27) (31)	,,	output latches	3, 6	FDH	2B A2 U16/17, pin 11	Clocks data output latch	R/W ₂	26 R/W ₁ , bullared	d 1C A1 U26 pln B	$R/W_2 = R/W_1$		V1 U7/B pin 20 V1 U26/27 pin 20	Dirplay BAM BAW
BIGNA	\L		0	IIGIN		DESTINATION											YLEN1	-	Latch enable 6	A AG U28 pin	15 JJDG latched by	6B A6 U30 pin 12	YLEN logic					IA AI		Keyboard/Control PIA II/W
TITLE	No	MEANING	BERVICE COM	. DEPENDENCY	BERV. C	COMPONENT	PURPOSE	YEAM	,	xtarnal ddrass moda	GA AGU	121 pln 2	μD0 latched by YRCK2	08	AG U11 pin 11, U23 pins 1,2	NEN 0-7 logic	. ,			,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,	YRCKI	, , , , , , , , , , , , , , , , , , ,	. == .	เพื่ _อ	17 RAN. bullerer	1 1G A1 U17 pin 7	B/Wn = B/Ws	BB AG	46 U0 pin 13	R6 232C ACIA RAI
			SHEET		SHEET					ilectori			THONE		AG U32 pin 4	YLATCH logic	YLEN	-	Latch enable G	niq 0EU 3A 8	II YLEN - YLEN ¹ ,	6B A6 U23 pin 10	NSCR logic	3	11111 00110100		31	GA A5	45 U1 pln 21	HP-IB Interface PIA RAY
YACT	ß	Active state	6A A6U7 pin 6	YACT =		16464A U3 pln 3	ACS o/p signal,								A6 U30 pin 1	YTRGOUT logic				ŕ	(NBRK + NMAN)	6B A6 U13 pln 9	YINGR logic					GA AF	\6 U2 pin 21	HP-IB Addiess PIA RW
				EXT 61'ART + (NRUN, EXT BRE	4A 4A 4	44 U20 pin 5	Disables addr logic, Enables rate,		:		•			AR	A6 U13 pin 12 A4 U44 pin 4	YBRS logic Djsables address o/p latch						GB AG U13 pin 4 GB AG U19 pin 10	NLOAD logic NLOAD logic	YSTOP	3 Internal stop	IA AT U9 pin 6	μp	GA AG	.6 UB pin 4	YIDL togic
				+ NRUN, EX STO		A1 U9 pln 3	μP port.							710	A4 U8 pin 3	Enables ext addr buffer	VIEAD	10	Land P Appp 1	A AA MAA	A WIPAD - VAVA	•		NECR	- Singia cycle	6B A6 U23 pin B	ICK, AUC, LWA,	GA AG	.6 U5 pin 9	YIDL hold-off
NADI	64	Enable Intern	4D 15452A GN	D Option 002 Addre	16 4B /	A4U44 pin 5	Enobles address								A4 U30 pln 10	Enables addr counter	YLFAD	40	Load F-ADDR 4	A A4 U31 pin	4 YLFAD = YAVA. ĀĎ\$3, AD\$2, ĀĎ\$1	4B A4 U32/33 pin 9	Clocks F-ADDR latch		rendy		UP, LEN, IDL			
		addrass trans-		Driver Pod connec			output latch	YEDB	69 E	nable data	GA AGU	128 pln 7	µD2 latched by	2B	A2 U39 pins 9,10	Inhibits B bit data byte			,,,,,,		, , , , , , , , , , , , , , , , , , , ,	1		NTAD	45 Fetch T-ADDR	1 4A A4 U30 pin 11	NTAD - ADS3,ĀŌ52,	. 40 A	NI U22/23	Enables T-ADDR
		inlision to device							ŧ	Me.			YRCKI		An line on why an	overwrite	YLLAD	47	Lond L-ADDR 4	A A4 U31 pln	10 YLLAD = YAVA	4B A4 U13/14/16 pln 9	Clocks L-ADDR latch				ADST, NADIT	pir	ins 1, 15	bus driver
A . A														3	A2 U21-28 pin 18 A3 U1-24 pin 18	Inhibits memory outputs			laten		ĀDS3, ADS2, ADS1			NTRG	55 Trigger (T-ADD	OR) 4B A4 U26 pin 8		GB Ar	NG U11 pin 13	YTRG OUT logic
HUVA		Audins lecal	4A A4 U28 pin	12 µD4 Intched by by YRCK3	40 /	N4 U30 pins 1,4,12	NFAD, NLAD, NTAD logic				İ				A6 U16 pin 1	Resets signal latches in	NLOAD	68	Load address 6	B AG U19 pin			Loads F-ADDR Into				totch caincidence			
Anei		Ashisaan naluus	AA AAAIGD			NA LIMOt A										State Logic.			contiet		LV/A, ICK	pin 11	addr counter	YTRGOUT			TRG, EAM, IDL,	4A A2	N21 U1 pln 11	TRIG OUT buffer input
MUBI	-	Address salect	4A A4 U2B pin	2 µD0 Intelled by YRCK3	44 /	14 U20 pin 1	Address logic	YEN	~ E	nable data	68 A18		EN1, EN2 (from	613	A6 U23 pin 5	NEN 0-7, NEN 8-15	YLYAD	48	Load T-ADDR 4	A A4 U31 pin	13 YLTAD + YAVA, ADS3. ADS2. ADS1	4B A4 U10/11)12	Glocks T-ADDR latch		OUT Buifer	3, 6	ICK, LATCH			
Anso		Address salect	2 4A A4 U28 bln		46.7	14 U20 pin 2	Address India				pin B		control pod), EN3, E1,4 (from rear panel	11		logic	A12 444 A		INICI)			J		YTTL	67 TTL output	6A A6 U28 pin 2	μD0 latched by YRCK1	7 A7	N7 U1 pins 1, 2	Applies TTL level to
ADDE	-	PARTIES SCIENT	וותן סאט פרל - ראיי א י	YRCK3	'1/5 /	14 Ozu pin z	Address logic	Alman m. m.			mm 4.4.11		•	-			NLWA	154	Lest word address (L-ADDR reached)	4B A4 U27 pin	Address bus/I,-ADDR co-incidence	6B A6 U30 pin 8 A6 U16 pin 2	NSCR logic YINCR logic		levels			***	A P 410 (- 4.4	V _{B1} , V _{B2} regulators. Puts BS 232C ACIA
Cada		Address select	3 4A A4 U2B pin	6 JJD2 latched by	AA A	14 U29 pin 3	Address togle	NEN 0-7		nable data nes 7–0	GB AGU	18 pin 11	EN, ACK, EAM, IDL	. ଥିନ ୧୬୬	A6 U17 pin 6, 27 pin 6 15454A U6 pin 1, 2	NEN B-16, YDAV logic OAV enable			/		ea illelatilea	AG U16 pin 11	NLOAD logic	OAU	18 Buffered pp Addr Bus Bit O	10 Al U17 pin 14	ι μλυ	DB AC	45 U9 pin 11	Irom Control/Status Made
,,,,,,,		, ,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,	• ···· /·· Oki/////	YRCK3	777	14 OKD JAIN D	Adviture tolit		•	141 / 4			,,,,,,,	4D	16452A U1/2 pln 1	Address lines o/p enable	NMAN	61	Manual clock 4/	A A4 U3 pin 5	NMAN = YACT +	GB AG U24 pln 1]	YACK, YDAV logic		Multiput o					to semi/Receive Mode
YAUG		Auto cycle	6A A6 U28 nIn	12 µD5 intched by	68 /	N6 U11 pin 1	NSCR, YINC,							4C	N,C,	, , , , , , , , , , , , , , , , , , ,	,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,		Hi in Int. Addr	,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,	(CSL3, CSL2,CSL1)	U26 pln 1 -	Triality Party Topic					GA AF	NS U1/2 pin 36	Selects control registers
			1	YRCKI			N' OAD logic							20	16466A Uj pin 1, 2	Data lines D0-7 o/p enable			Manual clock			U18 pin 4								in HP-Id PIA's,
YAVA	-	Address valid	4A A4 U2B pin	9 µD3 latched	4A A	14 UB pin 9	YLFAD, YLLAD	NEN B-15		nable data	GB AG U	17 pin 6	EN 0-7, 1024, 3WH	2C	15456A U1 pin 1, 2	Data lines D8-15 o/p enable						U18 pin 4	NMAN enables YLEN	UAI	19 Buffered pP	1C A1 U17 pin 12	2 μΑ1	6B A/	45 U9 pln 9	Inhibits RS 232C ACIA
			•	by YRCK3		•	YLTAD logic			nes 8–16							YNOR	-	"Normal mode" 6/ Hi in Int Addr	A AG U20 pin		GB AG U14 pin 12,	YACK, YDAV logic		Addr Bus Bit 1	Ĺ,	·	EA A	A6 U1/2 pin 35	Seincle B in HP-IB PIA's.
YBRK	5	Break state	6A A6 U7 pin t	EXBREAK, YCSB	, GB A	46 U20 pin 12	YBR6 logic,	YEXCK		xt CLOCK IN	4A A21 L	U1 pin 18	CLOCK IN	4/4	A4 U45 pin 2	YCLK logic			lext, man, int		YRCK2	U12 pln 1		i			1		·	
				YEDB	IA A	A1 U0 pin 4	μP port.	Phinesale		•									clack) law in					NUP	62 Address	GA AG U29 pin 10	D μD4 latched by YRCK2		N4 U38/39/40 oin 5	Switches address counter to count up.
NBRK		Break state	6A A6 U7 pin t	YBRK	GB A	46 U1B pin 5	YACK, YDAV,	EXBREAK		xt 3REAK IN gnal (liltered)	4A A21 C	OT pin 12	BREAK IN	ьд	A6 U2 pin 10	YBRK logic			2-/3-wire HS and external						counter up		FROITE		A6 U30 pin 10	Enables NLWA in
							YLEN togic.	EXSTART		XI START IN	AA A711	tit ulm tal	CTADT IN	6A	AG I In what	VACTIONIC			address											NSCR logic.
NBPE	-	Base page	1C A1 U25 pin	11 haa'hvb	10 /	A1 U7/8 pins 18,19	Enghles	ENGINA		anal (filtered)	יוצה אדי	0	SIGHT III .	UA	AG U2 pin 1	YACT logic	PAS I	24	10	C A1 U23 pin (S PASI=			סחשא	58 Write data	6A A6 U20 pin 6	μD1 latched by	3 A'	A3 U1-24 pin 20	Puts memory Into
		enable					operational RAMs	EXSTOP	A1 6	IN STOP IN	46 4211	LII nin 16	STOP IN	κA	AG U8 pin 12	YIDL logic	; ,,,,,		1			5B A5 U9 pin 6	Enables RS 232C ACIA				YRCKI		42 U21-2B pln 20	Write mode
YCAD	63	Glock address I.e. Manual	6A A6 U29 pin	12 µD6 latched by		\6 U9 pin 3]	YAC, YDAV logic			gnal (filtered)	7167	., bii, 10	5,0, ,,,	2,71	70 Cu piii 1k	11021004					μΑ (9.7.12.11.13).0 ₂	5A A1 U1 pins 24, 22	Enables HP-IB Interface PIA	Y 1024	60 1024 x 8 bit		0 μD4 latched by	GB AF	46 U1 pin 0	Inhibits NEN B-15 (II Y3WH low)
		(FWD/BACK)		YRCK2		\6 U17 pin 2	YBRS logic	NFAD	43 F	ntch F-ADDR	4A A4 U	30 pin 3	NFAD - ADS3.ADS	2 4B	A4 U34/35	Enables F-ADDR bus					 .	6A A5 U2 pin 23	Inhibits HP-IB address PIA		operation (4094	94	YRCKI	an A	42 U10 pin 11	Switches serializer for
		clock for Ext			ŕ		, m, to jugit					,.	ADSI . NADR	- /	pins 1, 15	driver	PAS 2	23	10	3 A1 U23 pin i	μ A(8.8, $\overline{12}$, $\overline{11}$, $\overline{13}$), 0_2	5B A5 U9 pin 10 5A A1 U1 pin 23	Enables RS 232C ACIA		x 8 bit with Opt, 901) i.e.			AN FOR	z Olopiii II	B-bit operation
		Adr and Hand shake modes			40.0	N4 U6 pin 12	VOLV lasta	YFDH	52 F	requency	4B A4 U	46 pin B	Level change in any	GB	A6 U31 pin 2	YLATCH logic						6A A5 U2 pins 22, 24	Inhibits HP-IB interface PIA Enables HP-IB address PIA,		8-bit data bus					
CE 2			7A A7 07				YCLK togic		ti	fferent, high			line of address bus		,	-	YPIA	28	10	2 A1 U35 pin :	YPIA- ĮJA9 , JAB, ĮJA 7	•	Enables date bus PIA		splected,					NB
CEX		Chip enable signal for	2A A2 Q7 colle	ctor Power up	20 A	N2 U21-28 pin 17 N3 U1-24 pin 17	Memory enabl e Extended mem en,						(i,e, address change - detection)							, , , , , , , , , , , , , , , , , , ,		A1 U10 pin 22	Enables addr bus PIA	N2K	, , , , , , , , , , , , , , , , , , , ,	3 A3R1	Wire link	IB A	A1 U10 pin 16	μp port
		memory and				V1 U7/8 pln 17	Operational RAM	YFDL	57 6		AD AA11			10	A 1 11 m/m 4/0	Parkassina = 1.1. k				+		IA A1 U9 pin 22	Enables keyboard PIA		(not used)					Hanne Bill
		operational Ra	Ms				anable,	TENE		requency Herent, low	4B A4 U		NFDH stretched, low level if address	1B	A1 U pin 40	Interrupts addr bus PIA,	YRCKI	20	Register clock 1:10	C A1 U22 pin i	3 YRCK1 ± R/W.AO.	6A A6 U28 pin 9	Clocks latch for: YTTL,	NAK	12 4 K memory	3 A3B1	Wire link	IB A	A1 U10 pin 17	μP port
NCKD	-	Clock disabled	6A A6 U29 pln	15 µDG latched by		16 U18 pin 10	YLATCH logic			,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,			charges at rates			, , , ,					A9,Ā8,Ā7		NWRD, YEDB, Y1024,		(Option 001)		AMBLA L. III.	cn A	AG U25 pin 11	YACK logic
				YRCK		16 U19 pin 9	NLGAD logic						above 27 Hz				Vonue						YAUC, YLENI,	A 3MH	- 3-wire handshake	6A AG U29 pin 7	μD2 latched by YRCK2		46 U16 pin 11	Than logic
YCLK		Internal clock	4A A4 U7/6	EXC., CAD, IDL,	GB A	16 U14 pin 13	YACK logic	YICK	– J	ternal clock	GB AG U		NOR, CLK, FDL,	GB	AG U18 pin B	YLATCH, YTRG OUT	YRCK2	21	Hegister clock 2 10	3 A1 U22 pin i	5 YRCK2 = R/Ŵ.A1. A9,ÄB.Ā7	6A A6 U29 pin 9	Clocks latch fort YEAM, YNOR, Y3WH, NUP,		lintlatinkn	piii r	, , , , , , , , , , , , , , , , , , ,		46 U27 pins 3, 12	YOAV logic
		(Varichle date rate, int/ext/	1	ACT, CSI 1/2/3, rate gen.									3WH, RFD, CAD, BRK, MAN		AG U10 pin 11 AGU15 pin 9	NSCR NLQAD					ripirioirir		YCAD, NCKD.						46 U8 pin 10	
		man clock)		p											AG U11 pin 3	NSCR, YINCR, YTRG OUT	YRCKS	22	Register clock 3 10	3 A1 U22 pin 1	1 YRCK3 = R/W,A2,	4A A4 U28 nin 11	Clocks latch for data rate						46 U16 pin 8	NEN B-15 logic
YCSB	4	Clock state	1A A1 U9 pin 6	μp	GA A	46 U12 pin 11]	State logic	YIDL	7 I	ile stare	GA AG U	4 pin 0	EXSTOP, NSTOP,	GB	AGU11 pin 5	YACK, ENO-7, NSCR.		-	<u>.</u>		A9.AB,A7	wee put !!	and address logic	Ø ₂	15 Control clock	1C A1 U50 pin 5	Y DEN	IC AI	A1 U49 pin 36	Enables MP date bus
		binary	•	•	:	,	· · · · · · - · · · · · · · · · · · · ·		•		,,,,,,,	, ,, -	YEDB, YCSB, NSCR		•	NLOAD, YTRGOUT logic	NREST	35	Restart from 2A	A A2 U31 pin (Negative pulse	IC A1 U25 pin 1	Resets UP, and PIAs	-		·			A1 U16 pin 6	Enables MP addr. bus
CSL1	 	Clock select 1	4A A4 U28 pin	15 μD7 latched by	4A A	.4 U3 pin 1									A4 U31 pin 2	Disables ext addr buffer			power down	•	generated at switch on		U9, 10, 11.					1A. R. A	A1 U9/10/11	decoder Enables control/key
				YRCK3		[Rate code						F	4A 'A	A4 U8 pìn 13 A1 U9 pìn 2	YCLK logic	RFD	74	Device ready 60	15454A U4	Control pod Input	6B A6 U20 pln 4	YRFD logic						oin 26	board PIA, addr bus PIA,
CSL2	-	Clack select 2	4A A4 U28 pin	16 µD6 latched by	4A A	.4 U3 pin 2	to rate selector							, -	THE WAY PULL IN				for data (input)	pin 9		•	-	i	!	•			i	, data bus PIA
				YRCK3		-	MIRTIUI									•							•	φ ₂ •		1C A1 U17 pin 9	0 ₂		15 U9 pln 14	Enables RS 232C ACIA
																									bullered			BA AF	45 U1/2 pln 25	Enables HP-IB PIA's.
A.							·		:																				1	8-13

CGL3 - Clock select 3 4A A4 U2B pin 19 µD5 latched by 4A A4 U3 pin 3

YINCR 69 Increment 6B A6 U16 pin 4 YINCR = YICK, 4B A4 U3B/39/40 vin 14 Clocks address counter address counter YLEN, YAUC, YLWAR

REF DESIG

U12

U13

U16 U17 U18 U19 U20 U21 U22 U23 U24 U25 U26 U27


F-3 G-3

0.4


H-3 F-3 H-3 J-3 U20 U30


U31 U32 U33 U34 U35 U36 U37 U38 U40 U41 U42 U43 U44 U46 U47 U48 U49 U50 U51 W1 J.4 K.4 J.4 J.2 B.2 H.3

SERIAL NUMBERS 00116-001441 W2 NOT FITTED, FOR DSA, REMOVE WIRED CONNECTION ON BACK OF BOARD FROM U19 PIN 6.



1	DEA Bassina 2	CII - nonn		1	REF DESIG	GRID	REF DESIG	GRID LOC	REF DESIG	GRID LOC	REF DESIG	GRID LOC	REF DESIG	GRID LOC	REF DESIG	GRID	REF DESIG	GRID LOC	REF DESIG	GRID LOC	REF DEGIG	GRID
	DSA Routine 2	SH = 0003	Set the B170A as follows:		CI	B-1	C17	E-2	C33	G·5	CRIS	M-3	Q10	H-6	R17	B-2	R33	P-2	R50	1-4	R106	E-3
	5004A	01704 DD AV A1	Set jumper AIWI to DSA.		C2	B-2	CIB	G-4	C34	H-5	CR14	M-4	Bi	C-2	R18	B-2	R34	N-2	R51	٥.,	R107	E-3
	APPUDG	8170A BD AY A1	remove Jumper A1W2 (serial numbers 00115 and		C3	B-1 n.2	C19	G-4 H-4	C35 C36	H-5 O-2	CR15	N-2	H3	C-2 p.2	R19 R20	ւ H-4	R35 R36	N·1 N·2	R62 R63	M-4 J-4	N10B S1	H∙3 P∙2
		Testpoint	below) or set to DSA (serial numbers 00116 and		Cb	B-2 B-2	C20 C21	J-2	CRI	F-4	- 13 14	J.2	R5	C·I	R21	H-4	R37	H-4	R64	M-3	52	A-3
			above).		CG	B-2	C22	1.3	CR2	F-4	Jħ	เส็	136	C-2	R22	F-4	R39	M-4	R65	D-2	UI	E-2
		Address Bit A15	set AISI to T,	1	C7	N-2	C23	L·3	CR3	F-4	MPI	A-1	R7	C-2	F23	F-4	R40 R41	M·5 O·2	R67	N-2	U2 U3	F∙2 G∙2
	CLOCK	CLK	press A1S2 to R.		CB	P-2 P-9	C24 C25	P+2 A-4	CR4 CR5	G-4 G-4	01 02	F,6 G,5	RB RD	C-1	R24 R25	G:4 G:4	R42	B-1	R71 R72	F:3 C:4	U4	H-2
	GROUND	GND	piess Aloz to II,		C10	M-4	C26	N-4	CRG	G-4	03	G·5	BIO	C-2	R26	G-4	N43	B-1	R91	E-2	U5	H-2
					CII	N-2	C27	0.2	CR7	G-4	04	H-5	RH	C-2	R27	H-4	R44	B-1	R92	0.4	U6	1.2
A					C12 C13	N-1 N-2	C28 C29	A-2 A-2	CR8 CR9	N·2 E·3	Q5 Q6	H-6 F-6	R12 R13	C·2 C·2	R26 R29	N-2	R46 R46	B·2 F·4	1193 1194	O:4 J:3	U7 UB	J-2 K-2
\mathbf{A}_{z1}					C14	B-5	C30	F-4	CRIO	E-3	0 7	G-B	R14	C-2	R30	N-2	R47	Pi4	R101	0.4	ÜĎ	0.3
	A1 RD AV MICROE	BOCESSOD IEOD A10), A11 SEE SERVICE SHEET 1E)	,	C15	N-2	C31	F-5	CRIT	N-2	03	G-5	R15	C-2	R31	N-2	N48	C·1	R102	B-4	UIO	B-3
	WIND WINDING	HOOFIGOU (LOU WIG	Wilder SEUAIOE SUEE! (E)	1	CIG	C-2	C32	G-5	CR12	M-3	O 9	н∙Б	R16	C-3	R32	P-2	P40	1.3	R105	F.3	UII	D-4





DSA Routin	o E SH = 2PP4	Set the B170A as follows:
START, STOULOCK GROUND	R170A BD AY A1 Testpoint OP G/H	all jumpers in NORMAL position, set A151 to T, press A152 to B, press the E key on the front panel.
	,	<u></u>


ref Debig	GRID	nef Debig	GRID	NEF DEBIG	GRID	nef Desig	GRID	NEF DESIG	GRID LOC	REF DESIG	GRID	REF DESIG	GRID		GRID LOC	REF DESIG	GRID LOC	REF DESIG		REF DESIG	GRID LOC		GRID LOC
C1	B-1	C17	E-2	C33	G-6	cnia	M-3	010	H-B	B17	B-2	R33	P-2	R50	1-4	R106	E-3	U12	£.2	U28	J-3	U44	J-4
C2	13-2	CIB;	G-4	C34	H-6	CR14	M-4	BI	C-2	RIB	B-2	R34	N-2	R51	0.2			Ü 13	E-3	U29	L-2	U45	K-5
CI	B-1	CID	G-4	C35	H-5	CRIB	N-2	R3	C 2	R19	L-4	N35	N-1	R52	M-4		н-з	U14	B-4	U30	L-2	U46	K-4
C4	0.2	C20	H-4	C36	0.2	13	3-4	114	p.2	R20	H-4	M36	N-2	R53	J.4		₽-2	UIB	B-4	U31	Ĺ-ŝ	U47	J-4
C6	D-2	C21	J-2	CRI	F.4	J4	J-2	RB	C-1	R21	H-4	R37	H-4	PI54	M-3	52	A-3	UIG	C-4	J32	M-3	U4B	J-4
C6	B-2	C22	1.3	CB2	F.A	J5	1-3	PG	C-2	1122	F-4	H30	M-4	R65	D-2		E-2	Ū17	C-4	U33	1.4	U49	D-2
C7	N-2	C23	L-3	cna	F-A	MP1	A-1	B7	C-2	F23	F-4	R40	M-5	R67	N-2	U2	F-2	UIB		U34	P-2	U50	B-2
CB	P-2	C24	P.2	CR4	G-A	01	F-5	RB	C-2	R24	G-4	R41	O·2	R71	F-3			UID		U35	M-4	U51	B-2
CO	P-2	C25	A-4	CRB	G-4	02	G·b	RD	C-1	R25	G-4	R42	B-1	B72 :	C-4	U4	H-2	U20		U36	M-2		H-4
C10	M-4	C26	N-4	CRG	G·4	03	G·5	RIO	C-2	R26	G-4	R43	B-1	RDI	E-2		H-2	U21	0-4	U37	0.2	W2	G-3
Cil	N-2	C27	O-2	CB7	G-A	04	H "	RII	C-2	R27	H-4	R44	B-1	R92	0.4		1.2	U22		U38	N-3		
C12	N-I	C2B	A-2	CRB	N-2	Q5	Hira	R12	C-2	R2B	N-2	R45	B-2	R03	0.4	U7	J-2				0.2		
CIS	N-2	C29	A-2	CRD	E-3	00	F·5	RIS	C-2	R20	P-2	P4G	F-4	R94	1.3					U40	1-5		
CIA	B-5	C30	F-4	CRIO	E-3	07	0.5	R14	C-2	R30	N-2	1347	P.4	RIOI	0.4				F-3	U41	L-4		
015	N-2	C31	F ₁ B	ORIT	N-2	OB	G·B	R15	C-2	R31	N-2	R4B	C-1	R102	B-4					U42	L-4		
CIB	C-2	C32	G·5	CR12	M·3	00	H·B	R16	C-3	N32	P-2	H40	1.3	R105	F-3			U27		U43	K-4		


1 A.,

A1 BD AY MICROPROCESSOR (FOR A10, A11 SEE SERVICE SHEET 1E)


U ~ 1

SERVICE SHEET 1A LOCALIZER





KEY	BIGNATURE	KEY	BIGNATURE	KKY	BIGNATURE
N 841	110411	I ADDIE	4554	٨	CPOL
to bit	11967	TIGGA 1	11 7 11 1	B	APDI
INT ABBIR	C 4 0 P	LADDIL	1.161	c	A 6 1 6
LX1 ADDI	ACEU	ADDB	0101;	D	11 1 3 A
OTUA	1105	DATA	AHHP	į.	14 P D
BINGLE	6117A	LHTER	AZES	Ė	CODE
111	0309				
VAIL	D D 4 C	O	0000	START	0 P G H
2 WILL	4707	1	0683	9013	PBBB
awint	1111111	,	8511	LWD	7 0 H P
LX? lebub	3661) 1	61177	HACK	6700
MAN		Ä	AFCA		
7 19117	1173	į,	6781	181 X	8307
2 MHz	*				
7 MII)	B 2 B 4	t)	7 11 6 11	HC	41137
20 1112					
20 1111	71160	,	BUCH	120	6.601
2 111/	-	•			
21117 -	PPHB	H ·	4 5 6 9	Bill	PIUP
200 Hz			. ,		
200 11/	0451	U	PAID		
20 11/					




Set the 8170A as follows:

all jumpers in the NORMAL position, set A1 S1 to T, press A1 S2 to DSAII.


Connect the 5004A's data probe to A1U20 pin 6 Press each front panel control in turn and verify the signatures listed in the table.


1 A.,

A1 BD AY MICROPROCESSOR





SERVICE SHEET IN LOCALIZER





BERVICE SHEET to LOCALIZER






ĺία

8-25


SERVICE SHEET 1D LOCALIZER





8-1D-1 DISPLAY LOGIC


B-1D-2 Data for the display is written into the display RAM U26, 27 from the μP . Signal YDEN is take during this operation so that the RAM is addressed and

in the read state during this activity. When YDEN is true, the RAM address is generated by the circuitry on this schematic, and the RAM outputs is data onto the display bus. At the same time, Column Enable signals are generated so that appropriate parts of the display are activated synchronously with the data.










1E.,


A10 BD AY DISPLAY, A11 BD AY KEYBOARD AS SEEN WITH FRONT PANEL REMOVED



1 E.2

A 10 BD AY DISPLAY, A 11 BD AY KEYBOARD AS SEEN FROM INSIDE INSTRUMENT


SERVICE SHEET 1E LOCALIZER




8-1E-1 CODE AND STATE INDICATOR LAMPS

B-1E-2 Gode and state indicator lamps depend on the status of the display bus at the low/high transition of Column Enable lines 1 or 5, as shown below:

CODE AND BIATE INDICATOR LAMPS.




REMOTE STATUS AND ERROR INDICATOR LAMPS



As the display bus has only six lines, the switching signals for the HEX lamps and IDLE lamp are generated by the NOR function of OCT/BIN and ACTIVE/IDLE.


8-1E-3 KEYBOARD INDICATOR LEDS

8-1E-4 As shown below, the LEDs are arranged in a metrix. The three columns are fied to Column Enable lines 2, 3 and 4, and the rows are selected by the display bus status.




8-1E-5 DOT-MATRIX ALPHA/NUMERIC DISPLAY

8-1E-6 The displays DS1, DS2, DS3 each consists of four 7x5 dot matrices and four 7xbit shift registers. A particular point illuminates when its Column Enable line is true and when a logic 1 exists at its row. The necessary serial data shift is provided by shift register U28 as shown below.



SERVICE INFORMATION



المنظام المنظمان والمنافعات والمنظمان والمنظلة والمنظلة والمنظمة و


F G E D A13 BD AY PROM 08170 - 66513 U12 1 37CS BH 03CAUSCA 33M 37CL 37CS FOUL 27M 37CS 17SF 37M 7 BL 3708 1/14 1 2708 BH 11 2708 3708 2708 3708 2708 3708 2708 3708 7 KL 3708 2 2 74 | SPEA BH UNSO 17151 BM B321 SING B321 SING B321 SING B321 SING B321 SING B322 SING **C**? U9 U2 1 679A 5H U756 P791 9346 9331 1000 P793 4340 8444 8777 U0000 2 B79A BH U766 7791 0306 B331 1UMP P753 3375 B464 FFFF 3 11 12

DSA Routine 2	SH = 0003	Set the 8170A as follows:
5004A	8170A BD AY A1 Testpoint	Set jumper A1W1 to DSA, remove jumper A1W2 (serial numbers 00115 and below) or set to DSA (serial numbers 00116 and
START, STOP_ CLOCK GROUND	Address Bit A15 CLK GND	above), set A1S1 to T, press A1S2 to R.


1F

A13 BD AY PROM


SERVICE SHEET 1F LOCALIZER



in the




عدده البيد والمقدد و من الأنها و مناكل و والأناء



8-3

SERVICE SHEET 2A LOCALIZER



B-2-1 RAM POWER SUPPLY

B-2-2 Non-voletility of the stored data is entured by the supply from the batteries BT1 and BT2. These are changed by the circuit QB, R23 preventing charging below 0° C. Power switch-off is recognized when the +B V supply falls to 4.7 V. This causes CE2 to go low, and the RAMs are disabled. At the same time, NREST gons low so that the μ P goes into a power down status. Subsequently, the Q2 hold-off current via CR4 disappears and the RAMs are supplied from the batteries. At switch-on, Q2 is switched off and the RAMs are supplied via CR3 from the voltage regulator circuit of Q1. After an interval, NREST and CE2 are pulled high.

8-2-3 RAM SEGMENT SELECTION

8-2-4 The user-programmable RAM is addressed by 12 address lines (the address bus). However, the RAM is


not a single chip but consists of 8 separate IC's (32 in Option 001) with 8 address lines. Consequently, the four most significant address lines are decoded so that the appropriate IC is enabled,


B-2-5 Decoding is dependent on whether 8-or 16-bit DATA BUS mode is selected. If 8-bit is selected, decoder U6 is used and the IC's are enabled in pairs so that an 8-bit width is obtained from two 4-bit IC's. If 16-bit is selected, decoders U5 and U7 enable the IC's in sets of four so that a 16-bit width is realized. In 8-bit operation, the data outputs of the RAM IC's which normally supply data lines 15-8 are strapped to data lines 7-0 so that the data depth is doubled (the basic 16-bit data bus organization is, however, retained when the μP writes into memory). The following diagrams outline the different configurations.

1 :.

HAM GROAMS JICH -4-BIT DATA BUS SELECTED IN 1814 HIGH!


ADDRESSING






DISPLAY DATA LYEDB LOW-RAM OUTPUTS ENABLEDS


OUTPUT DATA I TEDS LOW-RAM OUTPUTS ENABLED, NEN G-7 LOW, NEN 8-16 LOW WITH 3-WIRE HANDSHAME, YLATCH ENABLED)







MAM CHOANIZATION-18-Bit DATA BUS SELECTED LY 1034 LOW!

ili i i






DISPLAY DATA LYEDS LOW- RAN OUTPUTS ENABLED)




OUTPUT DATA




P/O A2 BD AY RAM 1 08170-66507 BATTERY CHARGE AND SUPPLY 28 A8 POWER-OFF DETECT 7 CE 2 2 B A2 BATTERY BACK-UP

Model B170A

8-43



FRONT PANEL CONNECTOR (1 OF 4) J1-J4 08170-67601 SOLDER A12 BD AY FLEXIBLE INTERCONNECTOR 08170-286512 SIDE A12 BD AY FLEXIBLE INTERCONNECTOR 08170-286512 SIDE A12 BD AY FLEXIBLE INTERCONNECTOR 08170-286512 SIDE RE-INFORCEMENT EDGE CONNECTORS TO A9



A 12 BD AY FLEXIBLE INTERCONNECTOR
BD AY DATA POD

8-2C-1 REPAIR PROCEDURES

8-2C-2 Flexible Interconnector A12/ Front Panel Connectors J1-4

B- 2C-3 The flexible interconnector A12 links the front panel multi-pin DATA/CONTROL/ADDRESS connectors J1-4 to the mother board A9 (see Figure 6-1). A12 includes the edge connectors which plug into A1JB, 9, 10, 11 and a re-inforced part for soldering to J1-4, but excludes J1-4 which must be ordered separately. To gain access to A12, remove the front panel as follows:

Remove all boards A1-A7.

CAUTION

A12 is fragile. Do not attempt to unplug A12 from A9 with the boards A1—A7 in place.

Unplug A12 from A9J8, 9, 10, 11.

Remove screws from front frame (MP24 in Figure 6–1).

Withdraw front panel so that the connectors on A10 and A11 disengage from the mother boards.

8-2C-4 To replace J1, 2, 3 or 4, extreme care must be taken in unsoldering as well as resoldering A12.

CAUTION

The combined action of heat and solder removal by suction tends to loosen the printed circuit from A12 (no throughplated holes). Do not use a solder pump until the connector (J1, 2, 3 or 4, as required) has been removed. Avoid excessive heat.

Heat all pins of connector (J1, 2, 3 or 4, as required) together by flowing solder over all pins.

Lift A12 reinforcement away from the connector.


Remove solder from A12.


Replace faulty connector in front panel.

Resolder A12 to new connector. Use an extremely thin soldering iron.


B-2C-5 When replacing A12, observe similar precautions when soldering the new A12 to J1, 2, 3 and 4.

SERVICE SHEET 2c LOCALIZER






111



T T

8-48

SERVICE SHEET 3 LOCALIZER




ում է համաստում և բումին և որ հիմանաններ հետո և 1964 հա

DSA ROUTINE

8-51

i 1




DSA Routine	A SH = H3UH	Set the 8170A as follows:			
5004A	8170A BD AY A1 Testpoint	all jumpers in the NORMAL position, set A1 S1 to T, press A1 S2 to R,			
START, STO CLOCK GROUND	OPG/H CLK GND	press the A key on the front panel.			

4A_1

A4 BD AY ADDRESS

C1 J.3 C18 A-4 CR2 N-1 R14 O-2 R30 B-3 U9 M-1 U26 E-2 U41 M-3 C2 I-5 C19 B-4 CR3 D-4 R15 O-2 R31 B-3 U10 A-1 U26 F-1 U42 L-4 C3 A-2 C20 B-4 Q1 N-2 R16 M-2 R32 B-4 U11 C-1 U27 F-2 U44 J-4 C3 A-2 C20 B-4 Q1 N-2 R16 M-2 R33 C-3 U12 E-1 U28 F-4 U46 J-5 C4	REF DESIG	GRID	REF DESIG	GRID	REF DESIG	GRID LOC	REF DEGIG	GRID	DESIG	LOC	DESIG	FOC	DEEIG	LOC	DESIG	LOC	
	01 02 03 03 03 03 03 03 03 03 03 03 03 03 03	J-3 I-5 A-2 G-2 G-3 P-1 N-2 P-2 N-1 K-4 K-4 K-3 N-1 A-4	C18 C19 C20 C21 C22 C23 C24 C25 C26 C27 C28 C29 C30 C31	A·4 B·4 B·4 B·4 C·4 C·4 D·4 L·1 M·2 N·3 K·3	CR2 CR3 Q1 Q2 Q3 Q4 R1 R2 R3 R4 R5 R7 R10 R11	N·1 D·4 N·2 N·2 N·2 G·2 G·2 K·2 N·2 L·2 L·2 L·2	R14 R15 R16 R17 R18 R19 R20 R21 R22 R23 R24 R25 R26 R27 R28	0-2 M-2 0-2 N-2 0-2 N-1 D-4 J-4 A-3 A-4 A-4	R31 R32 R33 R34 R36 R40 U1 U2 U3 U4 U6 U7	B-3 B-4 C-3 C-4 D-3 D-4 K-4 O-1 O-1 J-1 N-1 K-1 L-1	U10 U11 U12 U13 U14 U15 U16 U17 U18 U19 U20 U21 U22	A-1 C-1 E-1 A-2 C-2 E-2 B-2 D-2 F-3 C-1 E-1	U26 U27 U28 U29 U30 J31 J32 U33 U34 U35 U36 U37 U38	F-1 F-2 F-4 G-4 H-4 H-1 H-1 H-1 H-2 H-2 H-2 H-2	U42 U44 U46 U47 U48 U49 U50 U51 U52 U53 U54 U55 W6	L4 J-5 J-5 B-4 B-4 C-4 M-4 C-3 C-5 C-5	

Sarulen




DSA Routine 1 SH = 826P	Set the B170A as follows:				
START, STOP U40 pin 7 CLOCK U7 pin 6 GROUND Chassis	all jumpers in NORMAL position, install A3 Extended Memory Board (applies to Option 001 only), set A1 S1 to N, on front panel, select: 8-BIT, AUTO, INT, ADDR MODE, INT CLOCK 0.2 MHz — 2 MHz,				
ı	Load F-ADDR zero, Load L-ADDR FFF (HEX address code) press START (for active state).				

 REF DESIG
 GRID LOC
 REF DESIG
 COC
 DESIG
 LOC
 The air a paidth thank and it had all it and the arrival of the first

4A.,

A4 BD AY ADDRESS
(Use this diagram only for 8170A Option 001, Extended Memory)




DSA Routine	1 (1 k memory) SH = 8P54	Set the B170A as follows:
5004A	8170A BD AY A1 Testpoint	all jumpers in NORMAL position, remove A3 Extended Memory Board (applies to Option 001 only),
START, STO CLOCK GROUND	P U40 pin 2 U7 pin 6 Chassis	set A1 S1 to N, on front panel, select: 8-BIT, AUTO, INT ADDR MODE, INT CLOCK 0.2 MHz — 2 MHz, Load F-ADDR zero Load L-ADDR 3FF (HEX address code) press START (for active state).


EF ESIG	GRID	REF DESIG	GRID	REF	GRID	REF DESIG	GRID LOC	REF DESIG	GRID	REF DESIG	GRID LOC	REF DESIG	GRID LOC	ref Desig	GRID LOC
		C18	۸-4	CR2	N-1	R14	0.2	R30	B-3	U9	M-1	U25	E·2	U41	M-3
-	1.3		-	CR3	D-4	R15	0.2	R31	B-3	Üio	A-1	U26	F-1	U42	L-4
2	1.5	CID	B-4					R32	B-4	UII	C-1	U27	F-2	U44	J-4
3	A-2	C20	B-4	01	N-2	R16	M-2		C-3					U45	J-5
4	G-2	C21	B-4	Q2	N-2	R17	O-2	R33		U12	E-1	U28	F-4		
5	G-3	C22	B-4	O3	N-2	RIB	N-2	R34	C-4	U13	A-2	U29	G-4	U46	C-4
6		C23	C-4	Q4	N·2	R19	N-2	R35	₽∙3	U14	C-2	U30	H-4	U47	A-4
0	P-1		-	RI	G-2	F120	0.2	R36	D-4	U15	E-2	U31	H-4	U48	B-4
7	N-2	C24	C-4					R40	K-4	U16	B-2	U32	G-1	U49	C-4
8	P.2	C25	0-4	R2	G-3	R21	N-I	Üİ	0-1			Ü33	H-1	U50	M-2
9	N-1	C26	D-4	R3	K-2	R22	D-4			U17	D-2				
10	KiÅ	C27	L-1	R4	M-2	H23	14	U2	0.1	U18	F-2	U34	H-1	U51	M-4
:11	K-4	C28	M-2	RB	N·2	R24	J-4	U3	J-1	U19	B-3	U35	1-1	U52	N-4
	• • •			R7	0.1	R25	A-3	U4	N-1	U20	D-3	U36	H-2	U53	0-4
:13	0.3	C29	N-S					U5	M-1	U21	F-3	U37	1.2	U54	N-3
14	N-1	C30	P-2	B10	L-2	R26	A-3	U6	K-1			U38	G-2	U55	0.3
15	A-4	C31	K∙3	RII	L-2	R27	A-4			U22	C-1				
16	A-4	C32	O-3	R12	L·2	R28	A-4	U7	L-1	U23	E-1	U39	H-2	W6	G.5
***	A.3	CRI	M.2	R13	P.2	R29	B-4	UB	1.4	U24	C-2	U40	J-2	W7	1-5

4A_3

A4 BD AY ADDRESS




A21 BD AY TRIGGER 08170-66521




8-4A-1 RATE CONTROL AND CLOCK SOURCE SELECTION

B-4A-2 The internal clock rate is determined by the lines CSL1, 2 and 3 from Mode Latch 3. Depending on the status of these lines, one or other of the counter outputs are enabled, these outputs being a particular division of the rate generator's frequency. The rate generator runs continuously at a frequency between 0,2 MHz and 2 MHz, depending on the front panel vernier setting.




8-4A-3 Depending on the B170A's operating mode and state, the system clock signal (YCLK) is selected from the internal rate, external clock (CLOCK IN buffered in A21 and shaped by A4U45) or from manual impulses from the FWD or BACK keys (these impulses


are processed by the μ C and appear as the signal YCAD). The operation of the clock select circuit is shown in the following diagram.




B-4A-4 MODE LATCH 3

8-4A-5 In addition to the clock select signals, Mode Latch 3 status also determines the special address (F-, T- and L-ADDR) control signals as shown below.









B-4B-1 ADDRESS INPUT (EXT ADDRESS MODE) AND ADDRESS OUTPUT (OPTION 002) INTERNAL ADDRESS MODE

B-43-2 The EA bus lines are common to both input and output drivers, the data flow, however, is to or from the respective pods and never from one driver to the other. This is ensured by the fact that the input driver is enabled only in external address made (and active or idle states) and that the output driver is enabled only in internal address mode. Note that, for address input, control pod as well as address input pod must be connected to the 8170A so that all lines are defined.




The address adder (U51-53) shifts the address by -1 so that the address appearing at the output corresponds to the data during the interval that DAV is true (low).




8-4B-3 F-ADDR LATCH AND ADDRESS COUNTER

8-4B-4 F-ADDR is stored on the leading edge of YLFAD, the value being determined by the status of the address bus PIA and buffer, F-ADDR is recalled on the leading (negative-going) edge of NFAD.



B-4B-6 The counter is responsible for putting the required address on the address bus, Starting at the stored F-ADDR, the counter increments by one for each int/ext/man (FWD) clock pulse or handshake. This activity is governed by the YINCR signal which is derived on the Control Board from the appropriate trigger source. Manual BACK effectively decrements the counter. Due to counter type, a decrement of one is achieved indirectly by counting up one, down three, then up one. The necessary clock pulses are inserted into the YINCR signal on the Control Board, the count direction signal (NUP) being derived from the µP data bus.




B-4B-6 In the Idle state, and at the end of each SINGLE CYCLE, the counter is loaded with the contents of the F-ADDR latch (NLOAD signal).

8-4B-7 T-ADDR LATCH AND COMPARATOR

8-48-8 T-ADDR is stored on the leading edge of YLTAD and recelled on the leading (negative-going) edge of NTAD. A comparator monitors the address bus and the latch's Q outputs, pulling NTRG low at co-incidence. The comparator consist of EX-NOR gates, the outputs of which are normally low. At co-incidence, all outputs go high and the output (NLWA) of NAND gate U26 is pulled low.

8-4B-9 L-ADDR LATCH AND COMPARATOR


8-4B-10 These operate similary to the T-ADDR latch and comparator.




8-4B-11 ADDRESS CHANGE DETECTOR


B-4B-12 . In all modes, the address change detector senses transitions on the address bus. The μP is informed of such changes by the stretched YFDL signal. The

(unstretched) YFDH signal is used in the External Address mode to generate the data output latch signals. At change rates above 27 Hz, YFDL cannot return to the lowest state. This ensures that the display is blanked at speeds which exceed visual perception.






SERVICE SHEET 4c LOCALIZER




8-4C-1 REPAIR PROCEDURES

8-4C-2 Refer to \$ 8-2C-1 for replacement of A12 or associated front panel connectors.



Service



SERVICE SHEET 4D LOCALIZER A1 141 #P_#DD#155_BUS_ PATHE ACIA LOGK AP DATA BUS AII [1] HOUTEL HANDEL HANDE AND A CONTROL OF THE CONTROL OF inlagly dice --tight in CONTROL 100°C ADCRESA LATEN CONTROL AL [1] AIAIE Chipol AUAII CONTROL - 535 PCD -- 535 CONTRO


B-4D-1 REPAIR PROCEDURES

8-4D-2 Refer to § 8-2C-1 for replacement of A12 or associated front panel connectors.

4 D

BD AY ADDRESS OUTPUT POD

<..!). 14-1 < 11 4 n 64 -4_D A12, 15452A (8170A OPT 002) ADDRESS DRIVER POD 0-67





	<u></u> 1
S3	J2 39 40
S1	S2
	1 2
J 1	

A20 BD AY INTERFACE CONNECTOR 08170-66520

REF	GRID	REF	GRID	REF	GRID
DESIG	LOC	DESIG	LOC	DESIG	LOC
C1	E-3	R1	C-4	U4	B-3
C2	D-4	R2	B-4	U5	D-3
C3	C-2	R3	E-4	U6	C-3
C4	H-2	R4	F-4	U7	D-3
C6	G-3	R5	H-5	UB	C-3
C8	G-3	RG	F-4	UB	G-2
C7	F-4	R7	F-4	U10	G-4
CB	F-3	RB	F-4	U11	G-3
C0	G-3	R9	H-4	U12	G-3
C10	E-4	R10	F-3	U13	F-6
C11	H-3	R11	H-2	U14	H-4
C12	F-2	R12	H-2	U15	H-3
C13	F-5	W4	C-4	Y1	H-6
C14 CR1 CR2 MP4	A-3 F-3 F-3	WB U1 U2 U3	F-3 R-2 E-2 B-3	WI	F-4

SERVICE SHEET 54 LOCALIZER





5а


A5 BD AY HP-IB/RS-232-C, A20 BD AY I/F CONN


DSA ROUTINE

Model B170A

....

SERVICE SHEET 58 LOCALIZER






DSA Routine C SH = 165	follows:
5004A 8170A BD Testpoid START, STOP G, CLOCK CI GROUND G	ENable switches 1, 2, 3, 4 (rear panel) to OFF RFD switch to LOW, DAV switch to HIGH, DELAY ADJ to MIN,

6a

A6 BD AY CONTROL

REF DEBIG	GRID LOC	ref Desig	GRID LOC	ref Debig	CRID	REF DESIG	LOC
C1 C2 C3 C4 C5 C6 C7 C8	H-3 H-2 G-2 F-3 B-4 G-3 C-3 B-4	C21 C22 C24 C25 Q1 R1 R2 R3	D-4 B-3 H-3 B-4 H-4 F-3 B-3 C-3	DESIG R27 U1 U2 U3 U4 U5 U6 U7 U8	B1 H3 G3 G3 H3 G1 G3 H1 G3	U19 U20 U21 U22 U23 U24 U25 U26	C-1 F-1 B-2 B-1 E-2 C-4 C-3 C-4
C0 C10 C11 C12 C13 C14 C15 C16 C17 C18	F-3 A-2 F-2 D-3 A-1 F-2 B-2 F-3 H-4 B-5	R4 R5 R6 R7 R8 R10 R11 R13 R14	C-2 F-1 D-3 B-2 F-4 H-4 G-3 H-4 D-2	UB U10 U11 U12 U13 U14 U16 U16 U17	B-4 E-1 D-2 C-2 D-1 C-1 G-1 C-3 C-2 B-3	U27 U28 U29 U30 U31 U32 MP1	F-2 E-3 F-3 D-3 A-3 A-1 J-1

SERVICE SHEET GA LOCALIZER



B-GA-1 STATE CONTROL

B-BA-2 At power on, idle state is automatically implemented. BB and GD generate a pulse so that the Active and Break state latches are reset (YACT and YBBK low) and that the idle state latch is set (YIDL high). The Bignal latches are also reset. Entry into Break state from idle state is prevented by the O output of the idle state latch which inhibits the EXBREAK signal.

B-GA-3 Incoming EX START, EX BREAK, EX STOP signals clock the corresponding Signal latch, causing one of the O outputs to go high. This transition clocks the State latches, and the corresponding State signal goes high. At the same time the Signal latches are reset.

B-GA-4 Keyboard-generated State changes are executed by the YRUN and YSTOP signals clocked by YCSB.

B-6A-6 YEOB holds the reset line of the Signal latches low during data transfer from μ P to RAMs so that the operating state cannot be changed while this is taking place.

B-6A-6 At the end of a single cycle, the NSGR signal returns the 8170A to the Idle state.

B-6A-7 MODE LATCHES 1 AND 2


B-GA-B Refer to the following tables.


MODE LATCH 1

Algnal	µP Data But Bis (Laiched by YNGK1)	Condition .
YTTI.	0	HI-TTL OUTPUT telected.
фийр	ì	Heph wites into freely pro- grammable NAM; LO-RAM writes into itala
YEDB	7	boj. Hi-roabira NAM outout.
Y1024	Á	Hieli HIT HUG selected.
YAUG	Ď	HI-AUTO CYCLE (elected).
YLEN'	ñ	Address count forwards
, ,,,,,	•	LO-address change from
		LADDR minut I to LADDR.
		Aildinis could back IMAN
		BACKI: LOrdscrement address
		- counter, M-increment relaters
		country.


MODE LATCH ?

Signal	; ^u Data Bus Dit (Latched by YRCKR)	Condition
YEAM	0	HI-EXT ADDR mode telected. HI-INT ADDR mode, INT/
.,,,,,,	·	EXTIMAN clock selected, LO-EXT ADDR ox HAND- BHAKE mode selected.
HWEY	7	HI+3-WHE HANDSHAKE Hischel
NUP	4	HI-Decrement address counter.
YCAD	5	INT/EXT ADDR mode, man FWD: HI=FWD key pretied, INT ADDR mode, man BACK: 5 polies for address counter increment/decrement/increment.
искр	6	LO-Cate dyring first foor Vests online







SERVICE SHEET 6B LOCALIZER




6в






INT ADDR MODE SINGLE CYCLE




INT ADDR MODE BREAK STATE




INT ADDR MODE BREAK STATE MAN FWD


Sarvica




INT ADDR MODE BREAK STATE MAN BACK




3-WIRE HANDSHAKE IDLE STATE




3-WIRE HANDSHAKE ACTIVE STATE




3-WIRE HANDSHAKE MAN FWD
OR [BREAK STATE MAN FWD]. For NCKD, NUP, YLEN
activity for MAN BACK, refer to INT MODE.




2-WIRE HANDSHAKE (Refer to 3-WIRE HANDSHAKE for MAN FWD 'BACK and IDLE STATE)




EXT ADDR MODE IDLE STATE




EXT ADDR MODE ACTIVE STATE



EXT ADDR MODE BREAK STATE WITH MAN FWD




BD AY CONTROL POD 15 454-66501A EARLIER MODELS DAV 7 RFD 0,8 DAC **a**aaaaaaa (II) BR5 - <u>13</u> - <u>R6</u> 2 AC5 3 ENT (2) (3) (4) (4) EN2 A10 Ó GND 92 (%) GND -(ग्राप)-93 **□**96





SERVICE SHEET GO LOCALIZER




8-6C-1 REPAIR PROCEDURES

B-6C-1 Refer to 5 B-2C-1 for replacement of A12 or associated front panel connectors.

SERVICE

INFORMATION



BACK OF INSTRUMENT AB BD AY MOTHER 1 A ship a to ble ti 014 01 144 01 27 (16) 18 181, OFFICE DEL ONLY E

to are at


FRONT OF INSTRUMENT

A9 BD AY MOTHER 2 print to control yabon bit to pool yil Ariji 28 1981 1141 (4 O JE LTO CATA IS-E PCO SIA ATE I 17 (41) 28 1 TO CATA 0-7 PCO NA ATT INIS SICE | 1 2 3 4 5 6 7 8 8 16 11 17 CHER 100 A 8 C D 7 P F F R L P N

7-1

A8 BD AY MOTHER 1

A9 BD AY MOTHER 2




REF DESIG	LOC	REF UESIG	GRID LOC	ref Desig	GRID	REF DESIG	GRID LOC	REF DESIG	GRID LOC	REF DESIG	GRID
C1	F-3	C20	0.2	MP2	E-2	R16	0-1	R33	P-2	U4	L-1
C2	H-3	C21	J-2	QI	J-2	R17	J-1	R34	P-2	U6	M-1
C3	F-4	C22	P-2	Q3	E-2	R18	H-2	R35	N-3	U6	B-2
C4	C-2	C23	P-2	RI	1.2	R19	E-4	R36	N-3	UŻ	C-2
C6	D-2	C25	M-3	FI2	J-2	R20	1-3	R37	E-2	ÜB	1-2
C7	C-3	C26	B-3	R3	B-1	R21	1-3	R38	D-2	UĐ	P2
C8	D-2	C31	G-3	R4	B-2	R22	M-3	H39	P-2	Uto	L4
C9	1.2	CR2	J-3	R5	B-2	R23	J-3	R40	P-1	VRB	N-3
C10	K-3	CR3	K-3	R6	B-2	R24	N-2	R41	P-2	VRIO	E-2
C11	L-3	CR4	L-3	R7	A-2	R25	N·2	H42	N-2	VR12	J-2
C12	K-2	CRB	L-3	RB	F-2	R26	P-2	R43	N-2		
C13	M-2	CRG	1.3	R9	C-2	R6	0-1	R44	L-3		
C14	L+2	CR7	K-2	R10	8.2	R27	0.2	R45	H-2		
C15	M-2	CRB	K-2	RH	C-2	R28	O-2	R46	K-2		
C16	J-3	CRIO	M-3	R12	E-2	R29	Q-2	R47	K-1		
C17	P-4	C24	N-4	R13	E-2	R30	0-3	ÜÏ	0.3		
C1B	N-2	FÎ	D-4	R14	D-I	R31	0-3	U2	N-3		
C19	0-2	MP1	A-1	R15	D-2	R32	P-2	U3	0.2		

7-2

A7 BD AY POWER SUPPLY

88-8

ΙΔΙ.



MANUAL CHANGES



MANUAL CHANGES

Manual for Mudel Number	8170A			
Manual printed on	November 1978			
Manual Part Number	U8170-90001			

Make all ERRATA corrections.

Check the following table for your instrument serial prefix/serial number and make the listed changes to your manual,

New Itam

Serial Pratix or Serial Number !		Manual Changes	Serial Pratik pr Serial Number	Manual Changei
ERRATA				
1739600101	and above	1		
1739000156	and above	1-2		
1915G00216	and above	1-3		

::

HANGE WUNT	AL	AZ	A3	M	A	16	A)	M	AB	Alo	ATI	ALD	ATO	All	AZZ	AD	HA I HE KAHE	HINGI
ATARE	#101.102, #105-108			U)4,37,4) U42,64,6	NF1	#11#,U]# U19,31	HP1, I				1						f), w)2	Pig.6 NP Pige
1	CRIB						CP						· · · · · ·		l —		1	
t				1	CIB													<u> </u>
,	U1,2,3,4, U5,6,J4,6			 								ļ	ļ	 				
											<u> </u>	·						
					 						}				-			

=

1 4

HODEL B170A INDEX OF MANUAL CHANGES

AANUAL Hange	FRAME 1	6452A Al	FRANE 1	6453A Al	FRAHE	15454A A1	FRAME 16	466/66A A1	<u> </u>		<u> </u>
RRATA				A1622,23				Ç22	<u> </u>		
1		V3									
					ļ !						
										:	
							ļ				
				Ì			ļ				
		3									:
						:			i		<u> </u>
							İ			1	

ERRATA

Figure 6-1, Page 6-4 :

HP17 located to HP15 should read HP12.

On Table 6-2, change the Table of Replaceable Parts to read :

F1 HP17 A2C3 A2C4 A4U36,37,41,42 A5HP4	2110-0007 0400-0193 0180-1704 0180-0228 1020-1049 4040-0763	FUSE 1A 110V should read MP12 C-FXD 47UF GV C-FXD 22UF 15V 1C-DM8097 should read AGMP3
AGR16#	0767-0433	R-FXD 3,32K 1%
AGU18	1820-1367	1C-5M7450B
AGU19	1820-1202	1C-DGTL 5M74L510
AGU31	1820-1423	1C-5M74L5123M
A7HP2	1205-0309	NEAT SINK-60308
A19R9	0757-0280	R-FXD IK 1% ,125W F

Delete : A1R101,102,105-108 0160-0576 AZC4 1020-1492 A4U41,42 A4U56,57 A7HP1 1205-0309

A7HP2 0360-0535 A7R45

A19C1,2 0160-3874 A19R13

On Table 6-2, 15453A t

Delete : AlR22,23

On Table 6-2, 15455/56A :


Add.t

C-FXD .1UF 20% 50V ALC22 0160-0576

Page 8-43, Service Sheet 2A to read :

A2C3 47UF **A2C4** 22UF


Page B-46, Service Sheet 2c, change the layout as shown below :



Page 8-47, Service Sheet 2c : Add C22 connected between U2 Pin 3,4 to ground,

ERRATA (Cont.)

Page 3-6, Figure 3-9, change the diagram for 2-wire handshake as shown below :



MANUAL CHANGE 1

On Table 6-2, change the Table of Replaceable Parts to read t

A7C9

0180-0686

C-FXD 15UF 6V 10%

Delete : AICRIS

On Table 6-2, 15452A, change the Table of Replaceable Parts to read :

Alua

1020-1416

IC-SN74LS14N

MANUAL CHANGE 2

On Table 6-2, Replaceable Parts :

Add,

A6C1B


0160-3878

C-FXD .001UF 100V

On Page 8-69, Service Sheet EA :

Add.: A5C18 connected between U1 Pin 10 and ground.

On Page 8-68, change the component layout as shown below :



MANUAL CHANGE 3

On Table 6-2, Replaceable Parts :

Add:

Alul Alu2 1818-0914 1818-0915 IC RON 2KXB NMOS IC RON 2KXB NMOS

A1U3 1818-0916 A1U4 1818-0917

IC ROM 2KxB NMOS

A1U5 1818-0918 A1U6 1818-0919

IC RON 2Kx8 NHOS

Delete : AlJ4,5