Agilent

N4965A Multi-Channel BERT 12.5 Gb/s Data Sheet

Highly cost effective solution for characterizing crosstalk susceptibility, backplanes and multi-lane serial data systems

Product highlights

- Modular architecture supports 1 to 5 pattern generator or error detector heads
- Pattern generators with integrated two or four tap de-emphasis
- Transparent jitter pass-through from external clock source
- Swept aggressor channel delay for crosstalk characterization
- Single port remote control of all channels through USB or GPIB
- Compact size

Anticipate ___*Accelerate* ___*Achieve*

Agilent Technologies

A better solution when one channel is just not enough...

The N4965A multi-channel BERT is a modular, multi-channel signal integrity test system ideal for characterizing multi-lane serial data channels. By adding remotely mountable heads, each of its 5 channels can be configured as either a pattern generator, or error detector to form a bit error rate tester (BERT). Patterns available include various lengths of hardware generated PRBS, clock patterns, and DC logic 0 and logic 1. All heads can operate with differential or single ended signal connections. Output parameters in the pattern generator heads and input parameters in the error detector heads can be independently programmed, or ganged together for convenience. Presets for common logic families simplify user set up.

Independent generator and detector heads

Each remote head connects to the N4965A multi-channel BERT controller through a 1 m control cable. This allows the remote head to be located near the signal connection points in the device under test, minimizing cable loss, and maintaining signal integrity.

The modular architecture of the N4965A allows you to purchase only the remote heads your application requires. No need to spend more on unused output or input channels.

Figure 1. Remote heads.

Integrated de-emphasis

Pattern generator heads include integrated two-tap or four-tap de-emphasis conditioning. Commonly used in higher data rate systems to open eyes by counteracting high frequency loss in the channel, applying de-emphasis to the test signal is required for receiver testing. Other vendors' generators require additional dedicated external signal processors. The internal de-emphasis conditioning in the N4955A pattern generator heads eliminates the expense of additional signal processors, as well as the associated signal degradation resulting from the extra cables used to connect them.

Figure 2. De-emphasis.

Control interface and analysis software

Controlling multiple pattern generators or signal sources for characterizing mutli-lane devices or cross talk is cumbersome and confusing. In addition to the need to address multiple instruments, the command syntax or user interface usually differs. The N4980A multi-instrument BERT software application provides users the ability to control multiple Agilent Technologies instruments through a graphical user interface (GUI).

Set up is easy using the N4980A multi-instrument BERT software application. For repetitive testing, setups can be stored and recalled at a later time.

The base software is free of charge and in addition to instrument control, also allows you to perform measurements such as single-channel BER, multi-channel BER (with an unlimited number of channels), and bathtub measurements.

The N4980A–JTS jitter tolerance software package can be added to the base software. This package includes multi-channel jitter tolerance testing and has a built-in template editor for creating templates to meet the testing criteria of the most common standards. This package requires a license to use.


Figure 3. N4965A control panel for easy setup.

Figure 4. Multi-channel BER measurement results view.

The multi-channel BER results view shows composite BER along with the performance of the individual lanes. Bar graphs give a quick indication of any lane specific problems without the need to look at the individual BER numbers.

Characterizing crosstalk susceptibility

Figure 5. Sweeping multiple aggressor paths.

Characterizing your system or backplane for crosstalk susceptibility has been a difficult challenge in the past. Serial BERTs are often used for this purpose, utilizing a full rate or 2X multiplied clock output for the adjacent channel aggressor signal. But does this really stress your DUT adequately?

Generally the receiver is only susceptible to crosstalk induced errors when the transitions occur in the sampling window of the detector. The use of a double rate clock as the aggressor does not assure that the transitions will occur in the detector decision time window, as the clock to data skew in the BERT, the skew in the signal path lengths, and the receivers clock recovery latency all combined, rarely results in signal alignment.

The N4965A multi-channel BERT configured with multiple pattern generator heads to be used as aggressors, overcomes this problem by independently sweeping the phase delay of each of the aggressor generators up to ± 2 UI relative to the reference generator. The delay sweep modulation signal is a low frequency triangular wave, assuring adequate dwell time in the sensitive detector decision time window.

For multi-lane systems and backplanes, multiple generator heads can be programmed to independently sweep multiple aggressor paths. Each channel uses a different low modulation frequency.


Figure 6. Fixed delay aggressors – Testing with fixed delay aggressors can result in induced interference outside of the critical receiver sampling time window, which is the center of the eye.


Figure 7. Slewing delay of aggressors – Slewing the delay of the aggressor assures impairment will occur during the sampling window.

Multi-lane device testing

Multi-lane devices and SERDES are best characterized with live traffic on all lanes. The N4965A Multi-Channel BERT provides a convenient source of up to 5 lanes of non-synchronized PRBS patterns. The phase delay of all lanes relative to the reference lane can be adjusted independently, or even swept to test for framing errors.

Figure 8. Testing multi-lane devices.

# Parallel testing single lane devices

Figure 9. Parallel testing of multiple devices

100% or batch sample testing single lane devices in a production environment can be expensive in capital costs of the instruments, and test times.

Systems based on the N4965A multi-channel BERT for parallel testing of multiple devices are cost effective and simple to implement.

Configurations based on a single system allow implementation of two independent channels of serial BERT, up to five independent pattern generators, or single shared pattern source with four independent error detectors.


Figure 10. Shared pattern source

N4965A multiple clock domains

The N4965A multi-channel BERT controller has two clock domains, Ref and Aux. The default condition is that all 5 channels and the divided clock outputs operate from the external clock connected to the Ref Clock input. Alternatively, the controller can be configured to operate Channels 1 through 4 from the Aux Clock input. This is useful in applications such as crosstalk testing with multiple pattern generators, where a victim generator, connected to Channel 0, operates from an external reference clock, while the aggressor generators, connected to channels 1 through 4, can operate asynchronously from an external auxiliary clock. Another crosstalk application for the two clock domains is to apply jitter injection stress to the victim while maintaining a clean clock for the aggressor channels. This can be done synchronously with an external clock source such as the N4960A or N4963A which provide both stress and unstressed clock outputs.

Figure 11. Asynchronous clocking example

Figure 12. Stressed/unstressed clocking example

N4965A controller specifications

Input clock frequency	1.0 to 12.5 GHz
Input clock amplitude	
Reference input	
	–5 to +10 dBm (350 mV to 2 V p–p) for frequencies < 6.5 GHz
Auxiliary input	0 to +10 dBm (630 mV to 2 V p–p) for frequencies ≥ 6.5 GHz
	–10 to +10 dBm (200 mV to 2 V p–p) at all frequencies
Residual jitter	1.2 ps rms typical[1]
Divided clock output	
Divider ratio	1, 2, 4, 8 to 512 in steps of 1
	514 to 1024 in steps of 2
	1028 to 2048 in steps of 4
	2056 to 4088 in steps of 8
	Waveshape of divided clock slower than ~1 MHz will be differentiated
Configuration	Differential; will operate in single ended mode
Amplitude	0.3 to 0.7 V in 5 mV steps, single ended
Output offset	–2.0 to +2.0 V in 5 mV steps
Termination voltage	–2.0 to +2.0 V in 5 mV steps
Rise/fall time (20% to 80%)	25 ps maximum[2]
Clock input/output connectors	SMA female

1. *From 1.5 to 12.5 GHz, using N4960A clock/controller as the external clock source.*

2. *At 12.5 GHz, amplitude = 0.7 V, division ratio = 1*

N4955A 12.5 Gb/s pattern generator remote head specifications

Signal configuration	Differential; will operate in single-ended mode
Data line coding	Non-return to zero (NRZ)
Output data rate	1.0 to 12.5 Gb/s (timing parameter determined by N4965A controller)
Patterns	PRBS $2^n - 1$, $n = 7, 10, 15, 23, 31$
Divided clock patterns	
N4955A–P12	Divide by 2, 4 e.g. ÷ 2 = 1010 pattern, ÷ 4 = 1100 pattern
N4955A–D12	Divide by 2, 4, 8, 16, 32, 64
	e.g. ÷ 2 = 1010 pattern; ÷ 4 = 1100 pattern; ÷ 64 = 32 x '1's followed by 32 x '0's
Pattern invert	Available on all patterns except divided clock patterns
Output amplitude	
N4955A–P12	0.2 to 2.0 V p–p single–ended, 5 mV resolution
N4955A–D12	0.6 to 1.2 V p–p single-ended, 5 mV resolution
Rise/fall times (20% to 80%)	
N4955A–P12	30 ps maximum, 24 ps typical[1]
N4955A–D12	25 ps maximum, 20 ps typical[2]
Additive jitter	2.5 ps rms typical for data rates < 1.5 Gb/s[3]
	1.2 ps rms typical for data rates ≥ 1.5 Gb/s[3]
Output offset	−1.8 to +1.8 V in 5 mV steps
Termination voltage	− 2.0 to +2.0 V in 5 mV steps
Cross over	20 to 80% in 1% steps
De-emphasis	
N4955A–P12, 2-tap (1 post cursor)	0 to 20 dB in 0.1 dB steps
N4955A–D12, 4-tap (1 pre-cursor,	Pre-cursor 0 to +8 dB in 0.1 dB steps
2 post-cursor)	Post1 cursor 0 to −10 dB in 0.1 dB steps
	Post2 cursor 0 to −8 dB in 0.1 dB steps (Combination of post1 and post2 limited to −10 dB)
Error injection (N4955A–D12 only)	Single error injection or injection rates with BER = 10^{-N}, N = 3,4,5,6,7,8,9
Delay range	±1,000 UI, 1 mUI steps (timing parameter determined by N4965A controller)
Skew range	±99.999 UI, 1 mUI steps (timing parameter determined by N4965A controller)
Delay sweep	0, 1, 2, 4 UI p–p (timing parameter determined by N4965A controller)
Data connectors	2.92 mm female

N4956A 12.5 Gb/s error detector remote head specifications

Signal configuration	Differential; will operate in single-ended mode
Data line coding	Non-return to zero (NRZ)
Output data rate	1.0 to 12.5 Gb/s (timing parameter determined by N4965A controller)
Patterns	PRBS $2^n - 1$, $n = 7, 10, 15, 23, 31$
Maximum input amplitude	2.0 V p–p single-ended
Input sensitivity	< 0.1 V p–p single-ended
Threshold adjustment	− 1.0 to +1.0 V in 1 mV steps
Termination voltage	− 2.0 to +2.0 V in 5 mV steps
Delay range	±1,000 UI, 1 mUI steps (timing parameter determined by N4965A controller)
Autoalign	Set optimum 0/1 threshold and data delay
	Search step size range
Threshold	5 to 20 mV in 1 mV steps
Delay	5 to 20 mUI in 1 mUI steps
BER measurement period	0 to 99,999.999 seconds in 1 msec steps
BER results	Bit error rate, error count, bit count, measurement seconds
Phase margin	> 0.6 UI typical @ 10 Gb/s, $2^{31}-1$ PRBS
Data connectors	2.92 mm female

1. *From 1.5 to 12.5 Gb/s, at 1 V p–p amplitude*

2. *At 0.7 V p–p amplitude*

3. *Using N4960A clock/controller as the external clock source.*

Physical and environmental

Remote control interface	USB2.0 and IEEE-488 (GPIB)
Power requirements	
Voltage	100 to 240 VAC, auto-ranging
Frequency	50 to 60 Hz
Power consumption	170 W maximum
Temperature, operating	+10 to +40 °C
Temperature, non-operating	−40 to +70 °C
Dimensions (height, width, and depth)	
N4965A	100 mm (3.9 in) x 214 mm (8.4 in) x 425 mm (16.7 in)
N4955A–P12	33 mm (1.3 in) x 72 mm (2.8 in) x 130 mm (5.1 in)
N4955A–D12	33 mm (1.3 in) x 72 mm (2.8 in) x 130 mm (5.1 in)
N4956A–E12	33 mm (1.3 in) x 72 mm (2.8 in) x 130 mm (5.1 in)
Weight	
N4965A	3.3 kg (7.1 lbs)
N4955A–P12	0.38 kg (13.4 oz)
N4955A–D12	0.38 kg (13.4 oz)
N4956A–E12	0.38 kg (13.4 oz)

Regulatory standards

EMC	
	CISPR Pub 11 Group 1, Class A
	AS/NZS CISPR 11
	ICES/NMB–001
	This ISM device complies with Canadian ECES–001.
	Cet appareil ISM est conforme a la norme NMB–001 du Canada.
Safety	
Complies with European Low	IEC/EN 61010–1, 2nd Edition
Voltage Directive 2006/95/EC	Canada: CSA C22.2 No. 61010–1
	USA: UL std no. 61010–1, 2nd Edition
German Acoustic statement	
Acoustic noise emission	Geraeuschemission
LpA < 70 dB	LpA < 70 dB
Operator position	Am Arbeitsplatz
Normal position	Normaler Betrieb
Per ISO 7779	Nach DIN 45635 t.19

Configuration guide

Step 1. Select a clock synthesizer

Description	N4963A	N4963A–101	N4960A–CJ0	N4960A–CJ1
Frequency, 13.5 GHz	●	●		
Frequency, 16 GHz			●	●
Single tone sinusoidal jitter		●	●	●
Multi-tone sinusoidal jitter				●
Random jitter				●
Periodic jitter			●	●
Spread spectrum clock				●

Step 2. Select the controller

Description	N4965A
Multi-channel BERT controller	●

Step 3. Select the pattern generator(s)[1]

Description	N4955A–P12	N4955A–D12
Data rate, 12.5 Gb/s	●	●
Patterns, PRBS 2^n-1, n = 7, 10, 15, 23, 31	●	●
Patterns, divided clock (divide by 2/4)	●	●
Patterns, divided clock (divide by /8/16/32/64)		●
Output amplitude, 0.2 to 2.0 V, single ended	●	
Output amplitude, 0.6 to 1.2 V, single ended		●
4-tap de-emphasis		●
2-tap de-emphasis	●	
Error injection		●

Step 4. Select the error detector(s)[2]

Description	N4956A–E12
Data rate, 12.5 Gb/s	●

Step 5. Select software (optional)

Description	Model Number
Multi-instrument BERT software	N4980A
Jitter tolerance software package	N4980A–JTS

1. N4965A may be configured with up to five pattern generators.

2. The N4965A may be configured with up to five error detectors.

Ordering information

Model number	Description
N4965A controller	Multi-channel BERT controller
N4955A–P12	12.5 Gb/s 2-tap pattern generator remote head[1]
N4955A–D12	12.5 Gb/s 4-tap pattern generator remote head[1]
N4956A–E12	12.5 Gb/s error detector remote head[1]

Recommended clock sources

Model number	Description
N4960A–CJ0	Clock Synthesizer 16 GHz/Serial BERT Controller with single tone jitter injection
N4960A–CJ1	Clock Synthesizer 16 GHz/Serial BERT Controller with multi-tone jitter injection
N4963A	Clock Synthesizer 13.5 GHz
N4963A–101	Clock Synthesizer 13.5 GHz with single tone jitter injection

Software

Model number	Description
N4980A	Multi-instrument BERT software
N4980A–JTS	Jitter tolerance software package

Calibration service

For calibration service information, contact your local authorized Agilent distributor or Agilent sales department.

More information

For additional information, to schedule a product demonstration, or to request a quote, contact your local authorized Agilent Technologies distributor.

---

1. The N4965A controller may be configured with up to 5x remote heads, any combination of N4955A-P12, N4955A-D12, and N4956A–E12.

myAgilent

www.agilent.com/find/myagilent
A personalized view into the information most relevant to you.

Three-Year Warranty

www.agilent.com/find/ThreeYearWarranty
Agilent's combination of product reliability and three-year warranty coverage is another way we help you achieve your business goals: increased confidence in uptime, reduced cost of ownership and greater convenience.

Agilent Advantage Services

www.agilent.com/find/AdvantageServices
Accurate measurements throughout the life of your instruments.

www.agilent.com/quality

Agilent Electronic Measurement Group
DEKRA Certified ISO 9001:2008
Quality Management System

Agilent Channel Partners

www.agilent.com/find/channelpartners
Get the best of both worlds: Agilent's measurement expertise and product breadth, combined with channel partner convenience.

Agilent Technologies