



# Excerpt Edition

This PDF is an excerpt from Chapter 8  
of the Parametric Measurement Handbook.

# The Parametric Measurement Handbook



*Third Edition  
March 2012*



**Agilent Technologies**

# Chapter 8: Capacitance Measurement Fundamentals

*"Furious activity is no substitute for understanding."* — H. H. Williams

## Introduction

Capacitance measurement is one area of parametric test where many easily preventable measurement mistakes are often made. The reason for this is not lack of intelligence on the part of the user, but rather a lack of fundamental training on capacitance measurement theory and how to make good capacitance measurements. Unfortunately, this type of information is typically not taught in universities and can usually only be learned either through (rather painful) experience or by reading about it in a publication such as this.

Why do engineers make so many mistakes when measuring capacitance (especially on-wafer)? The most common reasons are:

1. Capacitance measurement requires compensation to remove parasitic inductance and capacitance from the measurement cables and fixturing, and many times this is done improperly (or not at all).
2. An induced current flows through the outer shield of the BNC connectors (if used) on a capacitance meter, and this current is necessary to balance the measurement current of the capacitance meter. If the outer shield is grounded, then the induced current flow is shorted to ground and the bridge may not be able to balance. Many users are unaware of this issue.
3. Measuring capacitance on a semiconductor wafer on a wafer chuck is very different from measuring a discrete device. The effects of the wafer prober chuck on the measurement cannot be ignored.
4. For higher measurement frequencies (> 5 MHz), structure (layout) design has a major impact on the success or failure of the measurements.

As we progress through this (rather lengthy) chapter we will cover all of these issues in detail

# MOSFET capacitance measurement

## Review of MOSFET capacitance behavior

Before delving into capacitance measurement theory, it is useful to first review MOSFET device operation to remind ourselves as to why we are making these measurements in the first place. While the capacitance measurement techniques discussed in this chapter are general and can be used on a variety of different device types, the dominance of MOSFETs in modern electronics elevates them enough in importance to justify devoting a section to reviewing their operating characteristics.

MOSFETs are voltage-dependent capacitors. The MOSFET gate-to-substrate capacitance depends upon the applied dc voltage (which we measure using an ac voltage of much smaller magnitude that rests on top of the dc voltage). The following set of diagrams shows the behavior of an NMOS transistor as the voltage applied to the gate is varied from negative to positive.




Figure 8.1. Capacitive behavior of an NMOS transistor to changes in the voltage applied to the gate.

If the silicon is held at ground and a negative voltage is applied to the gate, the MOS capacitor will begin to store positive charge at the silicon surface. The surface has a greater density of holes than  $N_a$  (the acceptor density), and this condition is known as surface accumulation. In this condition the mobile charge on both sides of the oxide can respond rapidly to changes in applied voltage, and the device looks just like a parallel plate capacitor of thickness  $t_{ox}$ . Since it is a pure gate oxide capacitance, we denote its value as  $C_{ox}$ .

If a positive gate voltage is applied to the gate relative to the silicon, the built-in positive voltage between the gate and silicon is increased. The silicon surface becomes further depleted of carriers as more acceptors become exposed at the surface, resulting in the condition known as surface depletion. In this condition electrostatic analysis shows that the total MOS capacitance consists of the series combination of  $C_{ox}$  and the capacitance across the surface depletion region,  $C_d$ . Note that  $C_d$  depends upon the applied voltage.

If the positive gate voltage is further sufficiently increased, then the energy bands bend away considerably from their levels in the bulk of the silicon. The depletion region reaches a maximum width,  $x_{dmax}$ , and all of the electron acceptors within this region are fully ionized. In the surface region generation of carriers exceeds recombination, and the generated electrons are swept by the electric field into the oxide-silicon interface where they remain due to the energy barrier between the conduction bands of the silicon and the oxide. Thus, the total charge in the silicon consists of the sum of these two charges. Electrostatic analysis again shows that the total MOS capacitance can be modeled as the oxide capacitance in series with the parallel combination of the depletion capacitance and the series combination of surface charge capacitance,  $C_i$ , and the depletion resistance,  $R_t$ .

*Sample MOSFET parameter calculation*

The reason that measurement of the gate to substrate capacitance of a MOSFET device is so important is that it is the only way to calculate many important device parameters such as substrate impurity concentration ( $N_{sub}$ ) and flat band voltage ( $V_{fb}$ ). It is illustrative to go through a sample parameter calculation to show how to extract these parameters from a capacitance versus voltage (CV) curve. All of the following calculations are based upon the (CV) curve shown below:




Figure 8.2. Capacitance versus voltage (CV) plot.

The gate oxide thickness of a MOSFET capacitor ( $t_{ox}$ ) can be calculated from the standard equation for a parallel plate capacitor:

$$t_{ox} = \frac{A \cdot 10^8 \cdot \epsilon_o \cdot \epsilon_d}{C_{ox}} \quad [\text{Angstroms}] \quad (\text{Equation 8.1})$$

Where: A is the capacitor gate area [ $\text{cm}^2$ ]

$\epsilon_o$  is the free space permittivity ( $8.854 \times 10^{-14}$  F/cm)

$\epsilon_d$  is the dielectric constant of  $\text{SiO}_2$  (3.9)

$C_{ox}$  is the measured capacitance in heavy accumulation (Vg bias = Vdd) [F]

For  $C_{ox} = 9.040 \times 10^{-10}$  F and  $A = 0.001$   $\text{cm}^2$ , we have that:

$$t_{ox} = 37 \text{ Angstroms}$$

The next two parameters that we must calculate are the substrate impurity concentration and the Fermi potential. These are given by the following two equations:

$$N_{sub} = \frac{4 \cdot |\phi_f|}{q \cdot \epsilon_o \cdot \epsilon_{Si}} \left( \frac{C_{s_{min}}}{A} \right)^2 \quad [1/\text{cm}^3] \quad (\text{Equation 8.2})$$

$$\phi_f = \pm \frac{kT}{q} \cdot \ln \left( \frac{N_{sub}}{n_i} \right) \quad [\text{Volts}] \quad (\text{Equation 8.3})$$

Where:  $N_{sub}$  is the impurity concentration of the substrate

$n_i$  is the intrinsic carrier concentration [ $1/\text{cm}^3$ ]

$\Phi_f$  is the Fermi potential [Volts]

$C_{s_{min}}$  is the minimum depletion layer capacitance [Farads]

$\epsilon_{Si}$  is the dielectric constant of Si (11.7)

q is the magnitude of the electron charge ( $1.602 \times 10^{-19}$  Coulomb)

k is Boltzmann's constant ( $1.38 \times 10^{-23}$  J/K)

T is the absolute temperature [deg K]

**Note:** The sign of the Fermi potential is determined by the doping in the channel. It is plus (+) for p-doped channels (NMOS transistors) and minus (-) for n-doped channels (PMOS) transistors.

These equations do not have a closed form solution; they must be solved iteratively. Using the value of  $C_{s_{min}} = 2.01 \times 10^{-10}$  F in the above example, through repeated iterations on a computer we arrive at the values for  $N_{sub}$  and  $\Phi_f$  shown below:

$$N_{sub} = 1.812 \times 10^{17} \text{ cm}^{-3}$$

$$\Phi_f = 0.4315 \text{ V}$$

Where  $A = 0.001$   $\text{cm}^2$  and  $T = 300$  °K

The Debye length can be calculated from the following equation:

$$\lambda = \sqrt{\frac{2k \cdot T \cdot \epsilon_o \cdot \epsilon_{Si}}{q^2 \cdot N_{sub}}} \quad (\text{Equation 8.4})$$

The value of the depletion layer capacitance under flat band conditions ( $C_{sfb}$ ) is given by:

$$C_{sfb} = \frac{\sqrt{2} \cdot A \cdot \epsilon_o \cdot \epsilon_{Si}}{\lambda} \quad (\text{Equation 8.5})$$

Plugging the value of  $N_{sub}$  obtained above into these two equations yields:

$$C_{sfb} = 1.0789 \times 10^{-9} \text{ F}$$

Since the flat band capacitance ( $C_{fb}$ ) is the series combination of  $C_{ox}$  and  $C_{sfb}$ , we know that:

$$C_{fb} = \frac{C_{ox} \cdot C_{sfb}}{C_{ox} + C_{sfb}} \quad (\text{Equation 8.6})$$

We earlier calculated the value of  $C_{ox}$ , so combining this with the value of  $C_{sfb}$  just calculated we arrive at a value for  $C_{fb}$  of:

$$C_{fb} = 4.9185 \times 10^{-10} \text{ F}$$

To get the value of the flat band voltage ( $V_{fb}$ ) we need to take this value of  $C_{fb}$  and perform a linear interpolation on our capacitance plot. The two points on either side of the value of  $C_{fb}$  that we have just calculated are:

$$\begin{aligned} V = -0.9 \text{ V}, C = 454 \text{ pF} \\ V = -1.0 \text{ V}, C = 540 \text{ pF} \end{aligned}$$

Thus, we can determine the value of the flat band voltage to be:

$$V_{fb} = -0.9440 \text{ V}$$

The next useful parameter to calculate is the surface charge density ( $Q_{ss}$ ). Typically, this is divided by the electron charge ( $q$ ) and expressed as  $Q_{ss}/q$ :

$$\frac{Q_{ss}}{q} = \frac{C_{ox}}{q \cdot A} \cdot |\Phi_{ms} - V_{fb}| \quad [1/\text{cm}^3] \quad (\text{Equation 8.7})$$

In this example,

$$\begin{aligned} \Phi_f &= 0.4315 \text{ V} \\ \Phi_{ms} &= -0.6 - \Phi_f = -1.032 \text{ V} \end{aligned}$$

where  $\Phi_{ms}$  is the difference in work functions of the semiconductor (Si) and the gate poly (poly-Si). Therefore, plugging in numbers we get that:

$$Q_{ss}/q = 4.9375 \times 10^{11} \text{ cm}^{-3}$$

We can also calculate the fixed charge in the depletion layer ( $Q_b$ ) and the  $V_{th}$  using the following equations:

$$Q_b = \pm q \cdot N_{sub} \cdot \frac{A \cdot \epsilon_o \cdot \epsilon_{Si}}{C_{s_{min}}} \quad [\text{Coulomb/cm}^2] \quad (\text{Equation 8.8})$$

$$V_{th} = V_{fb} + \left( 2 \cdot \phi_f - \frac{A \cdot Q_b}{C_{ox}} \right) \quad [\text{Volts}] \quad (\text{Equation 8.9})$$

**Note:** The sign of  $Q_b$  is determined by the doping in the channel. It is plus (+) for n-doped channels (PMOS transistors) and minus (-) for p-doped channels (NMOS) transistors. Plugging in values previously obtained, we have that:

$$Q_b = -2.2785 \times 10^{-7} \text{ C/cm}^2$$

$$V_{th} = 0.1711 \text{ V}$$

It should be obvious that it is best to create a program to automate this parameter extraction process.




Figure 8.3. Automatic calculation of MOSFET capacitor parameters using Agilent EasyExpert software.

**Note:** The application test to perform this calculation can be downloaded from the B1500A product page on the Agilent Technologies web site.

## **To Get Complete Handbook**

If you want to have more information, visit the following URL. You can get the complete "Parametric Measurement Handbook". This total guide contains many valuable information to measure your semiconductor devices accurately, also includes many hints to solve many measurement challenges. Now, English, Japanese, Traditional Chinese, and Simplified Chinese versions are available.

[www.agilent.com/find/parametrichandbook](http://www.agilent.com/find/parametrichandbook)

## **Contents of Handbook**

### Chapter 1: Parametric Test Basics

- What is parametric test?
- Why is parametric test performed?
- Where is parametric test done?
- Parametric instrument history

### Chapter 2: Parametric Measurement Basics

- Measurement terminology
- Shielding and guarding
- Kelvin (4-wire) measurements
- Noise in electrical measurements

### Chapter 3: Source/Monitor Unit (SMU) Fundamentals

- SMU overview
- Understanding the ground unit
- Measurement ranging
- Eliminating measurement noise and signal transients
- Low current measurement
- Spot and sweep measurements
- Combining SMUs in series and parallel
- Safety issues

### Chapter 4: On-Wafer Parametric Measurement

- Wafer prober measurement concerns
- Switching matrices
- Positioner based switching solutions



Positioner based switching solutions

## Chapter 5: Time Dependent and High-Speed Measurements

Parallel measurement with SMUs

Time sampling with SMUs

Maintaining a constant sweep step

High speed test structure design

Fast IV and fast pulsed IV measurements

## Chapter 6: Making Accurate Resistance Measurements

Resistance measurement basics

Resistivity

Van der Pauw test structures

Accounting for Joule self-heating effects

Eliminating the effects of electro-motive force (EMF)

## Chapter 7: Diode and Transistor Measurement

PN junctions and diodes

MOS transistor measurement

Bipolar transistor measurement

## Chapter 8: Capacitance Measurement Fundamentals

MOSFET capacitance measurement

Quasi-static capacitance measurement

Low frequency (< 5 MHz) capacitance measurement

High frequency (> 5 MHz) capacitance measurement

Making capacitance measurements through a switching matrix

High DC bias capacitance measurements

Appendix A: Agilent Technologies' Parametric Measurement Solutions

Appendix B: Agilent On-Wafer Capacitance Measurement Solutions

Appendix C: Application Note Reference