Keysight Technologies x1149 Boundary Scan Analyzer

Data Sheet






Overview


Product description


The Keysight Technologies, Inc. x1149 boundary scan analyzer is a printed circuit board tester in compliance with the IEEE 1149.1 Standard test access port (TAP) and boundary scan architecture. The Keysight x1149 offers an easy to use software interface for development, debug and production runtime.

Industries and Applications

- Computational and server board test
- Network communication board test
- Aerospace and defense
- Automotive electronics test
- Industrial electronics test
- Medical device test







Pin-level failure reporting and possible cause.


Choice of Waveform Viewer or Frame Debugger views to debug the test.

n	TDI->TDO	Waveform							
All Scans	All Devices	Hexadecimal Binary							
Only Failing	Only Failing	1						F	
irame *	U2 *	5.01							
Frame *		Expected							
Frame *									
kFlush *			-				_		
		חחר							
		Actual							
						l II <mark>-</mark> III -			
			101 96 51	96 81	76	71 66 61	56 51 46	41 36 31 26 21 16 11 6	
		Shift.	UL Exte XXXXX	WW 000				03 04 Entest Extest 080X XX 1X00 XX	_
		A	2006						
🕘 All Cell	ls 💿 Only	Frame Cells 🔘 O	nly Failing Cells					0841 3F 2441 3F	
All Cell	ls 💿 Only			Device	Pin	Node	Signature Type	Expected/Actual	
All Cell Chain Cell	ls 💿 Only		nly Failing Cells		Pin 2	Node DOT11_RO3	Signature Type		
All Cell Chain Cell 67	ls 💿 Only	Cell? Device Cell 25	nly Failing Cells Cell Type	Device	1			Expected/Actual LLHHHHHLLLL LLHHHLHLLLH	
All Cell Chain Cell 67 68	Is Only	Cell? Device Cell 25 26	nly Failing Cells Cell Type Receiver Receiver	Device U2 U2	2 62	DOT11_RO3 DOT11_RO2	Normal Normal	Expected/Actual LLHHHHHLLLL LLHHHLHLLH 00000000000	
All Cell Chain Cell 67 68 69	Is Only I Frame (Cell? Device Cell 25 26 27 27	nly Failing Cells Cell Type Receiver Receiver Receiver	Device U2 U2 U2	2 62 60	DOT11_RO3 DOT11_RO2 DOT11_RO1	Normal Normal Normal	Expected/Actual LLHHHHHLLLL LLHHHLHLLH 0000000000 LLHHLHHLHLL	
All Cell Chain Cell 67 68 69 70	Is Only I Frame (Device Cell 25 26 27 28	Ny Failing Cells Cell Type Receiver Receiver Receiver Receiver Receiver	Device U2 U2 U2 U2 U2	2 62 60 58	DOT11_RO3 DOT11_RO2 DOT11_RO1 DOT11_RO0	Normal Normal Normal Normal	Expected/Actual LLHHHHHLLLL LLHHHLHLLH 0000000000 LLHHLHHLHLL LLHHLHHLHL	
All Cell Chain Cell 67 68 69 70 74	Is Only I Frame (Device Cell 25 26 27 28 2	Ny Failing Cells Cell Type Receiver Receiver Receiver Receiver Driver_Receiver	Device U2 U2 U2 U2 U2 U2 U1	2 62 60 58 27	DOT11_RO3 DOT11_RO2 DOT11_RO1 DOT11_RO0 NC_U1_27	Normal Normal Normal Normal Normal	Expected/Actual LLHHHHHLLLL LLHHHLHLLH 0000000000 LLHHLHHLHLL LLHHLHHLHL 10001011001	
All Cell Chain Cell 67 68 69 70 74 74 74	Is Only I Frame (Device Cell 25 26 27 28 2 2	Ny Failing Cells Cell Type Receiver Receiver Receiver Receiver Driver_Receiver Driver_Receiver	Device U2 U2 U2 U2 U2 U2 U1 U1 U1	2 62 60 58 27 26	DOT11_RO3 DOT11_RO2 DOT11_RO1 DOT11_RO0 NC_U1_27 NC_U8_26	Normal Normal Normal Normal Normal Negative	Expected/Actual LLHHHHLLLL COOOCOOOCOO LLHHLHHLLLH COOOCOOOCOO LLHHLHHLHLL LLHHLLHHLH 10001011001 01110100110	
Chain Cell 67 68 69 70 74 74 74 74	I Frame (Device Cell 25 26 27 28 2 2 2 2 2 2 2 2 2	Ny Failing Cells Cell Type Receiver Receiver Receiver Receiver Driver_Receiver Driver_Receiver Driver_Receiver	Device U2 U2 U2 U2 U2 U2 U1 U1 U1 U1	2 62 60 58 27 26 27	DOT11_RO3 DOT11_RO2 DOT11_RO1 DOT11_RO1 DOT11_RO0 NC_U1_27 NC_U8_26 NC_U1_27	Normal Normal Normal Normal Normal Negative Self-Monitor	Expected/Actual LLHHHHHLLL LLHHHLHLLH 0000000000 LLHHLHHLHLL LLHHLHHLHH 10001011001 0111010110 HLLLHLHHLLH	
All Cell Chain Cell 67 68 69 70 74 74 74 74 75	I Frame (Device Cell 25 26 27 28 2 2 2 3	nly Failing Cells Cell Type Receiver Receiver Receiver Driver_Receiver Driver_Receiver Driver_Receiver Driver_Receiver	Device U2 U2 U2 U2 U1 U1 U1 U1 U1 U1	2 62 60 58 27 26 27 31	DOT11_RO3 DOT11_RO2 DOT11_RO1 DOT11_RO1 DOT11_RO0 NC_U1_27 NC_U8_26 NC_U1_27 NC_U1_31	Normal Normal Normal Normal Normal Negative Self-Monitor Normal	Expected/Actual LLHHHHHLLL LLHHHLHLLH 0000000000 LLHHLHHLHL LLHHLHHLH 1000101001 0111010010 HLLHHLHHLH 1000111000	
All Cell Chain Cell 67 68 69 70 74 74 74 75 75	I Frame (Device Cell 25 26 27 28 2 2 3 3	nly Failing Cells Cell Type Receiver Receiver Receiver Driver_Receiver Driver_Receiver Driver_Receiver Driver_Receiver Driver_Receiver	Device U2 U2 U2 U2 U1 U1 U1 U1 U1 U1 U1	2 62 60 58 27 26 27 31 30	DOT11_RO3 DOT11_RO2 DOT11_RO1 DOT11_RO0 NC_U1_27 NC_U8_26 NC_U1_27 NC_U1_31 NC_U8_30	Normal Normal Normal Normal Normal Normal Negative Self-Monitor Normal Negative	Expected/Actual LLHHHHHLLLL LLHHHHHLLLH 0000000000 LLHHLHHLHLL LLHHLHHLH 10001011001 0111010010 HLLLHLHHLLH 10001111000 01110000111	
All Cell Chain Cell 67 68 69 70 74 74 74 75 75 75 75	I Frame (Device Cell 25 26 27 28 2 2 2 3 3	Ally Failing Cells Cell Type Receiver Receiver Receiver Driver_Receiver Driver_Receiver Driver_Receiver Driver_Receiver Driver_Receiver Driver_Receiver	Device U2 U2 U2 U1 U1 U1 U1 U1 U1 U1 U1 U1	2 62 58 27 26 27 31 30 31	DOT11_RO3 DOT11_RO2 DOT11_RO1 DOT11_RO0 NC_U1_27 NC_U8_26 NC_U1_27 NC_U1_31 NC_U8_30 NC_U1_31	Normal Normal Normal Normal Normal Normal Negative Self-Monitor Normal Negative Self-Monitor Self-Monitor	Expected/Actual LLHHHHHLLL LLHHHHHLLL LLHHILHLLH 000000000 LLHHLHHLHH 1000101001 011101001 HLLLHHHLLH 10001111000 0111000111 HLLLHHHLLH	
All Cell Chain Cell 67 68 69 70 74 74 74 75 75 75 75 75 76	I Frame (Device Cell 25 26 27 28 2 2 2 3 3 4	Any Failing Cells Cell Type Receiver Receiver Receiver Driver_Receiver Driver_Receiver Driver_Receiver Driver_Receiver Driver_Receiver Driver_Receiver Driver_Receiver	Device U2 U2 U2 U1 U1 U1 U1 U1 U1 U1 U1 U1 U1	2 62 58 27 26 27 31 30 31 35	DOT11_RO3 DOT11_RO2 DOT11_RO1 DOT11_RO0 NC_U1_27 NC_U8_26 NC_U1_27 NC_U1_31 NC_U8_30 NC_U1_31 NC_U1_35	Normal Normal Normal Normal Normal Negative Self-Monitor Normal Negative Self-Monitor Normal Negative Self-Monitor Normal	Expected/Actual LLHHHHHLLLL LLHHHHLLLL LLHHLHLLH 1000000000 LLHHLHHLHL 1000101001 0111010010 HLLLHHHLLH 1000111000 01110000111 HLLLHHHLLL 100101010	
All Cell Chain Cell 67 68 69 70 74 74 74 75 75 75 75 75 76 76 76	I Frame (Device Cell 25 26 27 28 2 2 2 3 3 4 4	Ny Failing Cells Cell Type Receiver Receiver Receiver Driver_Receiver Driver_Receiver Driver_Receiver Driver_Receiver Driver_Receiver Driver_Receiver Driver_Receiver Driver_Receiver	Device U2 U2 U2 U1 U1 U1 U1 U1 U1 U1 U1 U1 U1 U1	2 62 58 27 26 27 31 30 31 30 31 35 34	DOT11_RO3 DOT11_RO2 DOT11_RO1 DOT11_RO0 NC_U1_27 NC_U8_26 NC_U1_27 NC_U1_31 NC_U8_30 NC_U1_31 NC_U1_35 NC_U8_34	Normal Normal Normal Normal Normal Normal Negative Self-Monitor Normal Negative Self-Monitor Normal Negative Self-Monitor Normal Negative Self-Monitor Normal Negative	Expected/Actual LLHHHHHLLLL LLHHHHLLLL LLHHLHLLH 00000000	
All Cell Chain Cell 67 68 69 70 74 74 74 75 75 75 75 75 76	I Frame (Device Cell 25 26 27 28 2 2 2 3 3 4	Any Failing Cells Cell Type Receiver Receiver Receiver Driver_Receiver Driver_Receiver Driver_Receiver Driver_Receiver Driver_Receiver Driver_Receiver Driver_Receiver	Device U2 U2 U2 U1 U1 U1 U1 U1 U1 U1 U1 U1 U1 U1	2 62 58 27 26 27 31 30 31 35	DOT11_RO3 DOT11_RO2 DOT11_RO1 DOT11_RO0 NC_U1_27 NC_U8_26 NC_U1_27 NC_U1_31 NC_U8_30 NC_U1_31 NC_U1_35	Normal Normal Normal Normal Normal Negative Self-Monitor Normal Negative Self-Monitor Normal Negative Self-Monitor Normal	Expected/Actual LLHHHHHLLLL LLHHHHLLLL LLHHLHLLH 1000000000 LLHHLHHLHL 1000101001 0111010010 HLLLHHHLLH 1000111000 01110000111 HLLLHHHLLL 100101010	

Product characteristics and general specifications

Controller interface	Ethernet 10/100 MB	
	High speed USB 2.0 (For firmware upgrade only)	
Power requirement	+12 VDC (typical)	
	2 A (maximum) input rated current	
	Installation category II	
Power consumption	+12 VDC, 260 mA (maximum)	
Standard shipped	AC/DC power adapter	
accessories	Power cord	
	USB cable	
	HDMI cable	
	Diagnostic clip	
	Keysight x1149 boundary scan analyzer 'Quick Start Guide'	
	Keysight x1149 software release CD-ROM	
	Certificate of calibration	
	* Compatible with Microsoft $^{\otimes}$ Windows $^{\otimes}$ operating systems only.	
Operating environment	Operating temperature from 0 °C to +55 °C	
	Relative humidity at 15% to 85% at 40 °C (non-condensing)	
	For indoor use only	
Storage compliance	-20 °C to 70 °C	
Safety compliance	CCINHB-001 ISM GRP.1 CLASS A C N10149	

Dimensions



Boundary Scan Controller dimension (width × depth × height)	290 mm x 220 mm x 75 mm / 11.417 in x 8.66 in x 2.95 in
Weight	550 g



TAP/IO port dimension (width × depth × height)	120.3 mm x 44.5 mm x 21 mm / 4.72 in x 1.75 in x 0.826 in
Weight	80 g
Warranty	One year plus 2nd year extended warranty.
Software update subscription	One year plus 2nd year extended subscription.

General specifications

Parameter/Specification Driver/receiver resources	
Types	GPIO, JTAG TAP
GPIO (General Purpose Input/Output)	5 output/driver pins programmable voltage and share with the common (VREF) Voltage Reference
	4 input/receiver pins with fully programmable receiver voltage.
JTAG Test Access Port (TAP)	Supports up to 4 TAP each with TCK,TDI,TD0,TMS with optional TRST signals as defined by IEEE Std 1149.1
	TDI, TMS, TRST programmable voltage reference share common VREF with the GP-output pins
	TDO programmable voltage receiver
	TCK has a separate programmable voltage reference (VREF) and slew rate.
Cover-Extend Technology (CET)	
Vectorless Enhanced (VTEP)	CET ARM, CET Rx/Tx, VTEP CLK/A/B/Hi/Lo+12 VDC Power
Ground pins	
Fixed location grounds per TAP module	TAP Module pins 1,3,5,7

Hardware GPIO (General Purpose Input/Output) specifications

Resources	5 drivers & 4 receivers with GND pins shared with TAP Pins
Sample/update rate READ, WRITE, READ/WRITE maximum sample/update rate	10 KHz / 100 usec
Per-pin settable features	OUT: data value (0,1, or Z)
	"0" – ≤ 100 mV
	"1" – ≥ VREF-100 mV
	"Z" – High Z
	IN: VREF (1.1~5.0 V)
General Purpose Input or Receiver	
IN/Receiver	Read digital data "0" or "1", according to VREF and threshold voltage. It can be used to measure the external voltage range from 0 V to 5 V
Reference channel group	+5 V to 0 V in 100 mV steps
Timing	De-skewed. No programmable edges
Termination	>1 MΩ
Error Detection:	Windowing (two point receive reference), over-voltage, under-voltage, drive-check validation (receiver used to verify driver achieved drive state)
General Purpose Output or Driver	
Update rate(maximum)	10 KHz/100 µs
Output voltage ³	Range: +5.0 V to +1.1 V, step resolution of 100 mV, static accuracy
Driver current ²	10 mA @ 5 V
	2 mA @ 2.5 V
Continuous output current into a short ³	50 mA at 5 V
	20 mA at 2.5 V
Rise/Fall time ⁴	< 20 ns @ 2.5 V
	< 50 ns @ 1.1 V
Tri-state leakage current (maximum range ⁵)	–65 μA,+5 μ
Tri-state capacitance (maximum):	Maximum 0.7 nF
	Typical 0.45 nF
Disconnected capacitance	15 pF
Output skew (same board)	Typical < 5 ns
DC output resistance (typical)	35 - 50 Ω

Hardware JTAG TAP specifications

Parameter/Specification	Test Method
JTAG TAP Specifications	
Resources	TDI, TDO, TCK, TMS, TRST and a GND pair for each 4 TAP port
Clock maximum frequency	22.5 Mhz
Per-pin settable features	Data value (0,1, or Z), driver/receive reference; slew rate; termination high-impedance or 50 Ω
Timing	De-skewed. Programmable edges (TCK only)
JTAG TAP Receiver TDO	
Clock maximum frequency	11.25 Mhz
Reference voltage (thresholds)	High: +5 V
	Low: 0 V to 0.5 V
	Step resolution of 100 mV
	Static accuracy
Input voltage range	0 V to 5 V
Input resistance	> 40 KΩ
Pull-up terminations	100k Ω
JTAP TAP Driver TDI, TMS, TRST	
Clock maximum frequency	TDI – 11.25 MHz
	TMS – 7.5 MHz
	TRST – 10 KHz
Output voltage	+5 V to +1.1 V ²
Driver current ³	±10 mA @ 5 V
	±2 mA @ 2.5 V
Continuous output current into a short ³	\geq 50 mA at 5 V
	> = 20 mA at 2.5 V
Rise/Fall time ³	< 20 ns @ 2.5 V
	< 10 nS @ 1.1 V
Tri-state leakage current (maximum ⁵)	±65 μA
Tri-state capacitance (maximum)	1 nF
Output skew (TMS and TRST on all TAPs) (same board)	Typical ± 5 ns
DC output resistance (typical)	35 Ω, 50 Ω

Hardware JTAG TAP specifications (continued)

Parameter/Specification			
JTAP TAP Driver TCK			
Clock maximum frequency	22.5 Mhz		
Output Voltage ²	0 to 5 volts with 100 mV resolution)		
Driver current ³	10 mA @ 5 V		
	2 mA @ 2.5 V		
Continuous output current ³	≥ 80 mA @ 5 V		
	≤ 40 mA at 2.5 V		
Slew rate: (see note 6)	40 V/µsec to 380 V/µsec		
Tri-state leakage current (maximum ⁵)	–3.7 μΑ		
Tri-state capacitance (maximum)	1.1 nF		
Disconnected capacitance	15 pF		
DC output resistance (typical)	50 Ω		

Notes

1. There are 4 GND pins per TAP module, which are common for both GPIO and TAP signals in the same TAP 20-pin connector. However, the GND pins in different TAP modules are isolated.

- 2. Vref can be configured from 1.1 V to 5.0 V with a step of 0.1 V, which is common to all GPO and TMS/TDI/TRST signals. Vref clk can be separately configured in some situations where the high voltage of TCK needs to be a little higher than the other TAP signals. The logic output high is set to a voltage range from (Vref 0.2V) to Vref, while the logic low is less than 0.2 V when output current is not more than 0.1 mA.
- 3. Capable to produce an output current of 10 mA when Vref = 5 V, or 2 mA when Vref = 2.5 V; load 100 Ω for the drive current test. The maximum current is tested when the output pin shorts to GND.

4. Rise time refers to the period when a signal rises from 0.1 Vref to 0.9V ref; fall time is the period when a signal falls from 0.9 Vref to 0.1 Vref.

- 5. Set the output at high-Z state and connect the pin to GND to measure the positive leakage current; connect the pin to a maximum voltage of power reference value (Vref) for negative leakage current measurement.
- 6. The TCK reference voltage is set to 5 V. When the voltage for slew rate configuration is set to 0.2 V, the reading of TCK slew rate is \leq 30 V/uS; while this voltage is set 5 V, the reading is \geq 400 V/uS.
- 7. The threshold voltage of TDO is normally set between 0.5 V and 3.5 V. The logic reading from TDO would be '1' if the input voltage \geq (0.1 V + threshold voltage), and '0' if the input \leq (threshold voltage 0.1 V).

myKeysight

Three-Year Warranty

myKeysight

www.keysight.com/find/mykeysight

A personalized view into the information most relevant to you.



www.keysight.com/find/ThreeYearWarranty

Keysight's commitment to superior product quality and lower total cost of ownership. The only test and measurement company with three-year warranty standard on all instruments, worldwide.



Keysight Assurance Plans

www.keysight.com/find/AssurancePlans

Up to five years of protection and no budgetary surprises to ensure your instruments are operating to specification so you can rely on accurate measurements.

Keysight Channel Partners

www.keysight.com/find/channelpartners

Get the best of both worlds: Keysight's measurement expertise and product breadth, combined with channel partner convenience.

www.keysight.com/find/x1149

For more information on Keysight Technologies' products, applications or services, please contact your local Keysight office. The complete list is available at: www.keysight.com/find/contactus

Americas

Canada	(877) 894 4414
Brazil	55 11 3351 7010
Mexico	001 800 254 2440
United States	(800) 829 4444

Asia Pacific

Australia	1 800 629 485
China	800 810 0189
Hong Kong	800 938 693
India	1 800 112 929
Japan	0120 (421) 345
Korea	080 769 0800
Malaysia	1 800 888 848
Singapore	1 800 375 8100
Taiwan	0800 047 866
Other AP Countries	(65) 6375 8100

Europe & Middle East

Austria	0800 001122
Belgium	0800 58580
Finland	0800 523252
France	0805 980333
Germany	0800 6270999
Ireland	1800 832700
Israel	1 809 343051
Italy	800 599100
Luxembourg	+32 800 58580
Netherlands	0800 0233200
Russia	8800 5009286
Spain	0800 000154
Sweden	0200 882255
Switzerland	0800 805353
	Opt. 1 (DE)
	Opt. 2 (FR)
	Opt. 3 (IT)
United Kingdom	0800 0260637

United K

For other unlisted countries: www.keysight.com/find/contactus (BP-06-16-14)



This information is subject to change without notice. © Keysight Technologies, 2013 - 2014 Published in USA, August 3, 2014 5991-1710EN www.keysight.com