

# Agilent N5413B DDR2(+LP) Compliance Test Application

**Compliance Testing Notes** 



### **Notices**

© Agilent Technologies, Inc. 2006-2014

No part of this manual may be reproduced in any form or by any means (including electronic storage and retrieval or translation into a foreign language) without prior agreement and written consent from Agilent Technologies, Inc. as governed by United States and international copyright laws.

#### **Software Version**

Version 01.15.0000

#### **Edition**

February 2014

Available in electronic format only

Agilent Technologies, Inc. 1900 Garden of the Gods Road Colorado Springs, CO 80907 USA

#### **Warranty**

The material contained in this document is provided "as is," and is subject to being changed, without notice, in future editions. Further, to the maximum extent permitted by applicable law, Agilent disclaims all warranties, either express or implied, with regard to this manual and any information contained herein, including but not limited to the implied warranties of merchantability and fitness for a particular purpose. Agilent shall not be liable for errors or for incidental or consequential damages in connection with the furnishing, use, or performance of this document or of any information contained herein. Should Agilent and the user have a separate written agreement with warranty terms covering the material in this document that conflict with these terms, the warranty terms in the separate agreement shall control.

#### **Technology Licenses**

The hardware and/or software described in this document are furnished under a license and may be used or copied only in accordance with the terms of such license.

#### **Restricted Rights Legend**

If software is for use in the performance of a U.S. Government prime contract or subcontract, Software is delivered and licensed as "Commercial computer software" as defined in DFAR 252.227-7014 (June 1995), or as a "commercial item" as defined in FAR 2.101(a) or as "Restricted computer software" as defined in FAR 52.227-19 (June 1987) or any equivalent agency regulation or contract clause. Use, duplication or disclosure of Software is subject to Agilent Technologies' standard commercial license terms, and non-DOD Departments and Agencies of the U.S. Government will receive no greater than Restricted Rights as defined in FAR 52.227-19(c)(1-2) (June 1987). U.S. Government users will receive no greater than Limited Rights as defined in FAR 52.227-14 (June 1987) or DFAR 252.227-7015 (b)(2) (November 1995), as applicable in any technical data.

#### **Safety Notices**

#### **CAUTION**

A CAUTION notice denotes a hazard. It calls attention to an operating procedure, practice, or the like that, if not correctly performed or adhered to, could result in damage to the product or loss of important data. Do not proceed beyond a CAUTION notice until the indicated conditions are fully understood and met.

#### WARNING

A WARNING notice denotes a hazard. It calls attention to an operating procedure, practice, or the like that, if not correctly performed or adhered to, could result in personal injury or death. Do not proceed beyond a WARNING notice until the indicated conditions are fully understood and met.

## DDR2/LPDDR2 — Quick Reference

 Table 1
 DDR2/LPDDR2 Cycles and Signals

NOTE: 1 = Single Ended signal; 2 = Differential signal; 3 = 2 x Single Ended signal; 4 = CKE only

TEST	Су	cle		Base	d on 1	Test De	finitio	on	R	equire	d To P	erform	on Sc	ope	Opt.
	Read	Write	DQ	DQS	CK	ADD	Ctrl	Data Mask Ctrl	DQ	DQS	CK	ADD	Ctrl	Data Mask Ctrl	CS#
tJIT(per)	√	$\sqrt{}$									$\sqrt{1,2}$				
tJIT(cc)	√	$\sqrt{}$			$\sqrt{}$						$\sqrt{1,2}$				
tERR(nper)	$\sqrt{}$	$\sqrt{}$									$\sqrt{1,2}$				
tCH(avg)	√	$\sqrt{}$			$\sqrt{}$						$\sqrt{1,2}$				
tCL(avg)	√	$\sqrt{}$									$\sqrt{1,2}$				
tJIT(duty)	√	$\sqrt{}$									$\sqrt{1,2}$				
tCK(avg)	√	$\sqrt{}$									$\sqrt{1,2}$				
rERR(13–50p er)(Low Power)	V	V			$\sqrt{}$						√1,2				
tCH(abs)	√	$\sqrt{}$									√1,2				
tCL(abs)	$\sqrt{}$	$\sqrt{}$									$\sqrt{1,2}$				
tCK(abs)	√	$\sqrt{}$									$\sqrt{1,2}$				
V <sub>IH(AC)</sub>		$\sqrt{}$	$\sqrt{}$			$\sqrt{}$	$\sqrt{}$	$\sqrt{}$	$\sqrt{1}$	$\sqrt{1,2}$	$\sqrt{1}$	$\sqrt{1}$	$\sqrt{1}$	$\sqrt{1}$	
V <sub>IH(DC)</sub>		$\sqrt{}$	1	$\sqrt{}$		$\sqrt{}$		V	$\sqrt{1}$	$\sqrt{1,2}$	$\sqrt{1}$	$\sqrt{1}$	$\sqrt{1}$	$\sqrt{1}$	
V <sub>IL(AC)</sub>		$\sqrt{}$	1	$\sqrt{}$	$\sqrt{}$	$\sqrt{}$	$\sqrt{}$	$\sqrt{}$	$\sqrt{1}$	$\sqrt{1,2}$	$\sqrt{1}$	$\sqrt{1}$	$\sqrt{1}$	$\sqrt{1}$	
V <sub>IL(DC)</sub>		$\sqrt{}$		$\sqrt{}$		V	V	V	$\sqrt{1}$	$\sqrt{1,2}$	$\sqrt{1}$	$\sqrt{1}$	$\sqrt{1}$	$\sqrt{1}$	
Slew <sub>R</sub>		$\sqrt{}$	$\sqrt{}$	$\sqrt{}$		$\sqrt{}$	$\sqrt{}$	$\sqrt{}$	$\sqrt{1}$	$\sqrt{1,2}$	$\sqrt{1}$	$\sqrt{1}$	$\sqrt{1}$	$\sqrt{1}$	
Slew <sub>F</sub>		$\sqrt{}$	1			V	$\sqrt{}$	$\sqrt{}$	$\sqrt{1}$	$\sqrt{1,2}$	$\sqrt{1}$	$\sqrt{1}$	$\sqrt{1}$	$\sqrt{1}$	
AC Overshoot	<b>√</b>	V	V	V	$\sqrt{}$	√	$\sqrt{}$	<b>V</b>	$\sqrt{1}$	$\sqrt{1}$	$\sqrt{1}$	$\sqrt{1}$	$\sqrt{1}$	$\sqrt{1}$	
AC Undershoot	<b>V</b>	V	$\sqrt{}$	<b>V</b>		√		√	$\sqrt{1}$	$\sqrt{1}$	$\sqrt{1}$	$\sqrt{1}$	$\sqrt{1}$	$\sqrt{1}$	
V <sub>IHCA(AC)</sub>		$\sqrt{}$				$\sqrt{}$	$\sqrt{}$					$\sqrt{1}$	$\sqrt{1}$		
V <sub>ILCA(AC)</sub>		$\sqrt{}$				V	$\sqrt{}$					$\sqrt{1}$	$\sqrt{1}$		
V <sub>IHCA(DC)</sub>		$\sqrt{}$				$\sqrt{}$	$\sqrt{}$					$\sqrt{1}$	$\sqrt{1}$		

 Table 1
 DDR2/LPDDR2 Cycles and Signals (continued)

NOTE: 1 = Single Ended signal; 2 = Differential signal; 3 = 2 x Single Ended signal; 4 = CKE only

TEST	Су	cle	Based on Test Definition							equire	d To P	erform	on Sc	ope	Opt.
	Read	Write	DQ	DQS	CK	ADD	Ctrl	Data Mask Ctrl	DQ	DQS	CK	ADD	Ctrl	Data Mask Ctrl	CS#
V <sub>ILCA(DC)</sub>		$\sqrt{}$				$\sqrt{}$	$\sqrt{}$					$\sqrt{1}$	$\sqrt{1}$		
$V_{IHDQ(AC)}$		$\sqrt{}$						$\sqrt{}$	$\sqrt{1}$	$\sqrt{1,2}$				$\sqrt{1}$	
$V_{ILDQ(AC)}$		$\sqrt{}$						$\sqrt{}$	$\sqrt{1}$	$\sqrt{1,2}$				$\sqrt{1}$	
V <sub>IHDQ(DC)</sub>		$\sqrt{}$						$\sqrt{}$	$\sqrt{1}$	$\sqrt{1,2}$				$\sqrt{1}$	
$V_{ILDQ(DC)}$		$\sqrt{}$						$\sqrt{}$	$\sqrt{1}$	$\sqrt{1,2}$				$\sqrt{1}$	
SRQseR (RON = 40 ohm +/- 30%)	<b>√</b>		1	$\sqrt{}$					$\sqrt{1}$	√1,2					
SRQseF (RON = 40 ohm +/- 30%)	1		1	V					$\sqrt{1}$	√1,2					
SRQseR (RON = 60 ohm +/- 30%)	1		1	V					$\sqrt{1}$	√1,2					
SRQseF (RON = 60 ohm +/- 30%)	1		1	V					$\sqrt{1}$	√1,2					
V <sub>OH(AC)</sub>	√		<b>V</b>	$\sqrt{}$					$\sqrt{1}$	$\sqrt{1,2}$					
V <sub>OH(DC)</sub>	√		<b>V</b>						$\sqrt{1}$	$\sqrt{1,2}$					
V <sub>OL(AC)</sub>	V		<b>V</b>	$\sqrt{}$					$\sqrt{1}$	$\sqrt{1,2}$					
V <sub>OL(DC)</sub>	V		<b>V</b>						$\sqrt{1}$	$\sqrt{1,2}$					
V <sub>SEH(AC)</sub> , for strobes		$\sqrt{}$		$\sqrt{}$					$\sqrt{1}$	$\sqrt{1}$					
V <sub>SEL(AC)</sub> , for strobes		V		√					$\sqrt{1}$	$\sqrt{1}$					
V <sub>SEH(AC)</sub> , for clocks	1	V			$\sqrt{}$						$\sqrt{1}$				
V <sub>SEL(AC)</sub> , for clocks	1	V			√						$\sqrt{1}$				

 Table 1
 DDR2/LPDDR2 Cycles and Signals (continued)

NOTE: 1 = Single Ended signal; 2 = Differential signal; 3 = 2 x Single Ended signal; 4 = CKE only

TEST	Су	Cycle Based on Test Definition									d To F	erform	on Sc	ope	Opt.
	Read	Write	DQ	DQS	СК	ADD	Ctrl	Data Mask Ctrl	DQ	DQS	CK	ADD	Ctrl	Data Mask Ctrl	CS#
VIHCKE		$\sqrt{}$					$\sqrt{4}$						$\sqrt{4}$		
VILCKE		$\sqrt{}$					$\sqrt{4}$						$\sqrt{4}$		
V <sub>ID(AC)</sub>		$\sqrt{}$		$\sqrt{}$	$\sqrt{}$				$\sqrt{1}$	$\sqrt{3}$	$\sqrt{3}$				
V <sub>IX(AC)</sub>		$\sqrt{}$							$\sqrt{1}$	$\sqrt{3}$	$\sqrt{3}$				
V <sub>OX(AC)</sub>	√			$\sqrt{}$					$\sqrt{1}$	$\sqrt{3}$					
V <sub>IXCA</sub>	√	$\sqrt{}$									$\sqrt{3}$				
V <sub>IXDQ</sub>		$\sqrt{}$		$\sqrt{}$					$\sqrt{1}$	$\sqrt{3}$					
V <sub>IHdiff(DC)</sub>		$\sqrt{}$							$\sqrt{1}$	$\sqrt{2}$	$\sqrt{2}$				
V <sub>ILdiff(DC)</sub>		$\sqrt{}$		$\sqrt{}$					$\sqrt{1}$	$\sqrt{2}$	$\sqrt{2}$				
V <sub>IHdiff(AC)</sub>		$\sqrt{}$							$\sqrt{1}$	$\sqrt{2}$	$\sqrt{2}$				
V <sub>ILdiff(AC)</sub>		$\sqrt{}$		$\sqrt{}$	$\sqrt{}$				$\sqrt{1}$	$\sqrt{2}$	$\sqrt{2}$				
SRQdiffR (RON = 40 ohm +/- 30%)	V			V					$\sqrt{1}$	$\sqrt{2}$					
SRQdiffF (RON = 40 ohm +/- 30%)	V			V					$\sqrt{1}$	$\sqrt{2}$					
SRQdiffR (RON = 60 ohm +/- 30%)	V			V					$\sqrt{1}$	$\sqrt{2}$					
SRQdiffF (RON = 60 ohm +/- 30%)	V			V					$\sqrt{1}$	$\sqrt{2}$					
V <sub>OHdiff(AC)</sub>	√								$\sqrt{1}$	$\sqrt{2}$					
V <sub>OLdiff(AC)</sub>	√			$\sqrt{}$					$\sqrt{1}$	$\sqrt{2}$					
tAC	√				<b>V</b>				$\sqrt{1}$	$\sqrt{1,2}$	$\sqrt{1,2}$				1
tDQSCK	√			$\sqrt{}$	$\sqrt{}$				$\sqrt{1}$	$\sqrt{1,2}$	$\sqrt{1,2}$				$\sqrt{}$

 Table 1
 DDR2/LPDDR2 Cycles and Signals (continued)

NOTE: 1 = Single Ended signal; 2 = Differential signal; 3 = 2 x Single Ended signal; 4 = CKE only

TEST	Су	cle		Base	d on '	Test De	efinitio	on	R	equire	d To P	erform	on Sc	ope	Opt.
	Read	Write	DQ	DQS	CK	ADD	Ctrl	Data Mask Ctrl	DQ	DQS	CK	ADD	Ctrl	Data Mask Ctrl	CS#
tDQSCK (Low Power)	1			V	1				$\sqrt{1}$	√1,2	√1,2				1
tDVAC (Clock)	√	V			V						$\sqrt{2}$				
tQHS	$\sqrt{}$				$\sqrt{}$				$\sqrt{1}$	$\sqrt{1,2}$	$\sqrt{1,2}$				√
tDQSCKDS	$\sqrt{}$			V	$\sqrt{}$				$\sqrt{1}$	$\sqrt{1,2}$	√1,2				√
tDQSCKDM	$\sqrt{}$			V	V				$\sqrt{1}$	$\sqrt{1,2}$	√1,2				√
tHZ(DQ)	$\sqrt{}$		$\sqrt{}$		$\sqrt{}$				$\sqrt{1}$	$\sqrt{1,2}$	√1,2				√
tLZ(DQS)	$\sqrt{}$			V					$\sqrt{1}$	$\sqrt{1,2}$	$\sqrt{1,2}$				√
tLZ(DQ)	$\sqrt{}$		$\sqrt{}$		V				$\sqrt{1}$	$\sqrt{1,2}$	√1,2				√
tDQSQ	$\sqrt{}$		<b>V</b>						$\sqrt{1}$	$\sqrt{1,2}$					√
tΩH	$\sqrt{}$		$\sqrt{}$						$\sqrt{1}$	$\sqrt{1,2}$					√
tDQSS		$\sqrt{}$		V	V				$\sqrt{1}$	$\sqrt{1,2}$	√1,2				√
tDQSH		$\sqrt{}$		V					$\sqrt{1}$	$\sqrt{1,2}$					√
tDQSL		$\sqrt{}$		V					$\sqrt{1}$	$\sqrt{1,2}$					√
tDSS		$\sqrt{}$		V	V				$\sqrt{1}$	$\sqrt{1,2}$	√1,2				√
tDSH		$\sqrt{}$		V	V				$\sqrt{1}$	$\sqrt{1,2}$	√1,2				√
tWPST		$\sqrt{}$		V					$\sqrt{1}$	$\sqrt{1,2}$					√
tWPRE				V					$\sqrt{1}$	$\sqrt{1,2}$					√
tRPRE	$\sqrt{}$			V					$\sqrt{1}$	$\sqrt{1,2}$					√
tRPST	$\sqrt{}$			V					$\sqrt{1}$	$\sqrt{1,2}$					√
tHZ(DQ) Low Power	V		1		√				$\sqrt{1}$	√1,2	√1,2				V
tHZ(DQS) Low Power	V			V	√				$\sqrt{1}$	√1,2	√1,2				1
tLZ(DQ) Low Power	1		1		1				$\sqrt{1}$	√1,2	√1,2				√

 Table 1
 DDR2/LPDDR2 Cycles and Signals (continued)

NOTE: 1 = Single Ended signal; 2 = Differential signal; 3 = 2 x Single Ended signal; 4 = CKE only

TEST	Су	cle		Base	d on	Test De	efinitio	on	R	Required To Perform on Scope						
	Read	Write	DQ	DQS	СК	ADD	Ctrl	Data Mask Ctrl	DQ	DQS	CK	ADD	Ctrl	Data Mask Ctrl	CS#	
tLZ(DQS) Low Power	V			1	1				$\sqrt{1}$	$\sqrt{1,2}$	$\sqrt{1,2}$				1	
tQSH	√			$\sqrt{}$					$\sqrt{1}$	$\sqrt{1,2}$					V	
tQSL	√								$\sqrt{1}$	$\sqrt{1,2}$					V	
tDQSS Low Power		$\sqrt{}$		$\sqrt{}$	$\sqrt{}$				$\sqrt{1}$	√1,2	$\sqrt{1,2}$				1	
tDVAC (Strobe)		√		√					$\sqrt{1}$	$\sqrt{2}$					1	
tDS(base)		$\sqrt{}$						V	$\sqrt{1}$	$\sqrt{2}$				$\sqrt{1}$	V	
tDS(derate)		$\sqrt{}$						V	$\sqrt{1}$	$\sqrt{2}$				$\sqrt{1}$	V	
tDH(base)		$\sqrt{}$						$\sqrt{}$	$\sqrt{1}$	$\sqrt{2}$				$\sqrt{1}$	V	
tDH(derate)		$\sqrt{}$	$\sqrt{}$					V	$\sqrt{1}$	$\sqrt{2}$				$\sqrt{1}$	√	
tDS1(base)		$\sqrt{}$	$\sqrt{}$					$\sqrt{}$	$\sqrt{1}$	$\sqrt{1}$				$\sqrt{1}$	√	
tDS1(derate)		$\sqrt{}$	<b>√</b>					$\sqrt{}$	$\sqrt{1}$	$\sqrt{1}$				$\sqrt{1}$	√	
tDH1(base)		$\sqrt{}$	<b>√</b>					$\sqrt{}$	$\sqrt{1}$	$\sqrt{1}$				$\sqrt{1}$	√	
tDH1(derate)		$\sqrt{}$	<b>√</b>					$\sqrt{}$	$\sqrt{1}$	$\sqrt{1}$				$\sqrt{1}$	√	
tVAC(Data)		$\sqrt{}$	$\sqrt{}$						$\sqrt{1}$	$\sqrt{1,2}$					√	
tDIPW			<b>√</b>						$\sqrt{1}$	$\sqrt{1,2}$					√	
tQHP	√								$\sqrt{1}$	$\sqrt{1,2}$					√	
tDS(Vref based)		$\sqrt{}$	<b>V</b>					V	$\sqrt{1}$	$\sqrt{2}$				$\sqrt{1}$	1	
tDH(Vref based)		$\sqrt{}$	$\sqrt{}$					<b>V</b>	$\sqrt{1}$	$\sqrt{2}$				$\sqrt{1}$	1	
tIS(base)		$\sqrt{}$				V					$\sqrt{1,2}$	$\sqrt{1}$	$\sqrt{1}$		<b>V</b>	
tIS(derate)		$\sqrt{}$			V	V	<b>V</b>				$\sqrt{1,2}$	$\sqrt{1}$	$\sqrt{1}$		√	
tIH(base)					V	V	<b>V</b>				$\sqrt{1,2}$	$\sqrt{1}$	$\sqrt{1}$		√	
tIH(derate)		$\sqrt{}$				V	V				√1,2	$\sqrt{1}$	$\sqrt{1}$		√	

 Table 1
 DDR2/LPDDR2 Cycles and Signals (continued)

NOTE: 1 = Single Ended signal; 2 = Differential signal; 3 = 2 x Single Ended signal; 4 = CKE only

TEST	Су	cle		Base	d on '	Test De	finitio	n	R	equire	d To P	erform	on Sc	ope	Opt.
	Read	Write	DQ	DQS	CK	ADD	Ctrl	Data Mask Ctrl	DQ	DQS	CK	ADD	Ctrl	Data Mask Ctrl	CS#
tVAC (CS,CA)		$\sqrt{}$				V	V					$\sqrt{1}$	$\sqrt{1}$		
tIPW	$\sqrt{}$				$\sqrt{}$	$\sqrt{}$	$\sqrt{}$				$\sqrt{1,2}$	$\sqrt{1}$	$\sqrt{1}$		$\sqrt{}$
tISCKE	√				V		$\sqrt{4}$				√1,2		$\sqrt{4}$		-
tIHCKE	√				$\sqrt{}$		$\sqrt{4}$				$\sqrt{1,2}$		$\sqrt{4}$		
tISCKEb	√				V		$\sqrt{4}$				√1,2		√4		
tIHCKEb	√				$\sqrt{}$		$\sqrt{4}$				$\sqrt{1,2}$		$\sqrt{4}$		
Eye Diagram – Read	V		<b>V</b>	V					$\sqrt{1}$	√1,2					
Eye Diagram – Write		$\sqrt{}$	1	$\sqrt{}$					$\sqrt{1}$	$\sqrt{1,2}$					

## DDR2(+LP) Compliance Test Application — At A Glance

The Agilent N5413B DDR2(+LP) Compliance Test Application is a DDR2 (Double Data Rate 2) and LPDDR2 (Low Power Double Data Rate 2) test solution that covers electrical, clock and timing parameters of the JEDEC (Joint Electronic Device Engineering Council) specifications. The software helps you in testing all the un-buffered DDR2/LPDDR2 device under test (DUT) compliance, with the Agilent Infiniium oscilloscope.

There are 2 main categories of test modes:

- Compliance Tests These tests are based on the DDR2/LPDDR2 JEDEC compliance specifications and are compared to corresponding compliance test limits.
- Custom Mode Tests These tests are not based on any compliance specification. The primary use of these tests is to perform non-JEDEC specific speed signal testing.

The DDR2(+LP) Compliance Test Application:

- Lets you select individual or multiple tests to run.
- Lets you identify the device being tested and its configuration.
- Shows you how to make oscilloscope connections to the device under test.
- Automatically checks for proper oscilloscope configuration.
- Automatically sets up the oscilloscope for each test.
- Allows you to determine the number of trials for each test, with the new multi trial run capability.
- Allows you to customize the test limits in the application which determines the pass or/and fail of each test.
- Provides detailed information of each test that has been run. The result of maximum sixty four worst trials can be displayed at any one time.
- Creates a printable HTML report of the tests that have been run.

The minimum number of probes required for the tests are:

- Clock tests 1 probe.
- Electrical tests 3 probes.
- Clock Timing tests 3 probes.
- Custom Mode tests 3 probes.

NOTE

The tests performed by the DDR2(+LP) Compliance Test Application are intended to provide a quick check of the physical layer performance of the DUT. These testing are not replacement for an exhaustive test validation plan.

DDR2(+LP) SDRAM electrical, clock and timing test standards and specifications are described in the *JESD79-2E*, *JESD208*, and *JESD209-2B* documents. For more information, refer to JEDEC web site at www.jedec.org.

#### **Required Equipment and Software**

In order to run the DDR2(+LP) automated tests, you need the following equipment and software:

- The minimum version of Infiniium oscilloscope software (see the N5413B test application release notes).
- N5413B DDR2(+LP) Compliance Test Application, version 1.00 and higher.
- RAM reliability test software.
- 1169A, 1168A, 1134A, 1132A or 1131A InfiniiMax probe amplifiers.
- N5381A or E2677A differential solder-in probe head, N5382A or E2675A differential browser probe head, N5425A ZIF probe head with N5426A or N5451A ZIF tip accessories, E2678A differential socketed probe head.
- Any computer motherboard system that supports DDR2 memory.
- Keyboard, qty = 1, (provided with the Agilent Infiniium oscilloscope).
- Mouse, qty = 1, (provided with the Agilent Infiniium oscilloscope).

Below are the required licenses:

- N5413B DDR2(+LP) Compliance Test Application license.
- N5414A InfiniiScan software license.
- E2688A Serial Data Analysis and Clock Recovery software license.
- N5404A Deep memory option (optional).

#### In This Book

This manual describes the tests that are performed by the DDR2(+LP) Compliance Test Application in more detail; it contains information from (and refers to) the *JESD79-2E*, *JESD208*, and *JESD209-2B* and it describes how the tests are performed.

- Chapter 1, "Installing the DDR2(+LP) Compliance Test Application" shows how to install and license the automated test application software (if it was purchased separately).
- Chapter 2, "Preparing to Take Measurements" shows how to start the DDR2(+LP) Compliance Test Application and gives a brief overview of how it is used.
- Chapter 3, "Measurement Clock Tests" describes the measurement clock tests including clock period jitter, clock to clock period jitter, cumulative error, average HIGH and LOW pulse width, half period jitter and average clock period tests.
- Chapter 4, "Single-Ended Signals Input/Output Parameters Tests" shows how to run the single-ended signals AC input/output parameters tests. This chapter includes input signal minimum slew rate (rising) tests, input signal minimum slew rate (falling) tests, input/output logic HIGH tests, input/output logic LOW tests, and output rising/falling slew rate tests (40 ohm and 60 ohm).
- Chapter 5, "Single-Ended Signals VIH/VIL (Address, Control) Tests" describes the AC/DC input logic high/low tests (address, control).
- Chapter 6, "Single-Ended Signals VIH/VIL (Data, Mask) Tests" describes the AC/DC input logic high/low tests (data, mask).
- Chapter 7, "Single-Ended Signals AC Parameters Tests for Strobe Signals" describes the V<sub>SEH(AC)</sub> and V<sub>SEL(AC)</sub> tests for strobe signals.
- Chapter 8, "Single-Ended Signals AC Parameters Tests for Clocks" describes the  $V_{\rm SEH(AC)}$  and  $V_{\rm SEL(AC)}$  tests for clocks.
- Chapter 9, "Single-Ended Signals Overshoot/Undershoot Tests" describes the AC overshoot and undershoot tests probing and method of implementation.
- Chapter 10, "Differential Signals AC Input Parameters Tests" describes the  $V_{ID}$  AC differential input voltage tests and  $V_{IX}$  AC differential cross point voltage tests. The  $V_{IHdiff}$  and  $V_{ILdiff}$  tests for both AC and DC are also described.
- Chapter 11, "Differential Signal AC Output Parameters Tests" contains information on the  $V_{OX}$  AC differential cross point voltage tests. It also describes the SRQdiffR (40 and 60 ohm), SQRdiffF (40 and 60 ohm),  $V_{OHdiff(AC)}$ , and  $V_{OLdiff(AC)}$  tests.

- Chapter 13, "Differential Signals Strobe Cross Point Voltage Tests" describes the  $V_{\rm IXDQ}$  Strobe Cross Point Voltage test.
- Chapter 14, "Clock Timing (CT) Tests" describes the clock timing operating conditions of DDR2/LPDDR2 SDRAM as defined in the specification.
- Chapter 15, "Data Strobe Timing (DST) Tests" describes various data strobe timing tests including tHZ(DQ), tLZ(DQS), tLZ(DQ), tDQSQ, tQH, tDQSS, tDQSH, tDQSL, tDSS, tDSH, tWPST, tWPRE, tRPRE, tRPST, tHZ(DQ) Low Power, tHZ(DQS) Low Power, tLZ(DQS) Low Power, tLZ(DQS) Low Power, tQSH, tQSL, tDQSS, and tDVAC (Strobe) tests.
- Chapter 16, "Data Timing Tests" describes the measurement clock tests including clock period jitter, clock to clock period jitter, cumulative error, average HIGH and LOW pulse width, half period jitter and average clock period tests.
- Chapter 17, "Command and Address Timing (CAT) Tests" describes the measurement clock tests including clock period jitter, clock to clock period jitter, cumulative error, average HIGH and LOW pulse width, half period jitter and average clock period tests.
- Chapter 18, "Custom Mode Read-Write Eye-Diagram Tests" describes the user defined real-time eye-diagram test for read cycle and write cycle.
- Chapter 19, "Calibrating the Infiniium Oscilloscope and Probe" describes how to calibrate the oscilloscope in preparation for running the DDR2(+LP) automated tests.
- Chapter 20, "InfiniiMax Probing" describes the probe amplifier and probe head recommendations for DDR2(+LP) testing.

#### See Also

The DDR2(+LP) Compliance Test Application's online help, which describes:

- Starting the DDR2(+LP) compliance test application.
  - To view/minimize the task flow pane
  - To view/hide the toolbar
- Creating or Opening a Test Project
- Setting up DDR2(+LP) test environment.
- Selecting tests.
- Configuring tests.
- User-Defined compliance limits.
- Connecting the oscilloscope to the DUT.
- Running tests.
- Viewing test results.

12

- To delete trials from the results
- · To show reference images and flash mask hits
- To change the display settings
- To change the remote settings
- To change the margin thresholds and trial report display
- To change the user prompt option
- To change the auto-recovery option
- Viewing/printing the HTML test report.
- Understanding the HTML report.
- Saving test projects.

## **Contact Agilent**

For more information on DDR2(+LP) Compliance Test Application or other Agilent Technologies' products, applications and services, contact your local Agilent office. The complete list is available at:

#### www.agilent.com/find/contactus

#### **Phone or Fax**

United St	tates:
-----------	--------

(tel) 800 829 4444

(fax) 800 829 4433

Canada:

(tel) 877 894 4414

(fax) 800 746 4866

China:

(tel) 800 810 0189

(fax) 800 820 2816

**Europe:** 

(tel) 31 20 547 2111

Japan:

(tel) (81) 426 56 7832

(fax) (81) 426 56 7840

Korea:

(tel) (080) 769 0800

(fax) (080) 769 0900

Latin America:

(tel) (305) 269 7500

Taiwan:

(tel) 0800 047 866

(fax) 0800 286 331

Other Asia Pacific Countries:

(tel) (65) 6375 8100

(fax) (65) 6755 0042

E-mail: tm\_ap@agilent.com

## **Contents**

	DDK2/LPDDK2 — QUICK RETERENCE 3
	DDR2(+LP) Compliance Test Application — At A Glance Required Equipment and Software 10
	In This Book 11 See Also 12
	Contact Agilent 14 Phone or Fax 14
1	Installing the DDR2(+LP) Compliance Test Application
	Installing the Software 39
	Installing the License Key 39
2	Preparing to Take Measurements
	Calibrating the Oscilloscope 42
	Starting the DDR2(+LP) Compliance Test Application 43 Online Help Topics 44
3	Measurement Clock Tests
	Probing for Measurement Clock Tests 48  Test Procedure 48
	Clock Period Jitter - tJIT(per) - Test 51 Signals of Interest 51 Test Definition Notes from the Specification 52 Test References 52 Pass Condition 52 Measurement Algorithm 52
	Cycle to Cycle Period Jitter - tJIT(cc) - Test 54 Signals of Interest 54 Test Definition Notes from the Specification 55 Test References 55 Pass Condition 55 Measurement Algorithm 55

```
Cumulative Error - tERR(n per) - Test
                                      57
   Signals of Interest
   Test Definition Notes from the Specification
                                                 58
   Test References
                      59
   Pass Condition
                     59
   Measurement Algorithm
                              59
Cumulative Error (across 13-50 cycles) - tERR(13-50 per) (Low Power) - Test
                                                                             61
   Signals of Interest
   Test Definition Notes from the Specification
                                                 61
   Test References
                      61
   Pass Condition
   Measurement Algorithm
                              62
Average HIGH Pulse Width - tCH(avg) - Test
                                              63
   Signals of Interest
                        63
   Test Definition Notes from the Specification
                                                 64
   Test References
                      64
   Pass Condition
   Measurement Algorithm
                              65
Absolute HIGH Pulse Width - tCH(abs) - Test
                                               66
   Signals of Interest
   Test Definition Notes from the Specification
                                                 66
   Test References
                      66
   Pass Condition
                     66
   Measurement Algorithm
                              67
Average Low Pulse Width - tCL(avg) - Test
   Signals of Interest
   Test Definition Notes from the Specification
                                                 69
                      69
   Test References
   Pass Condition
                               70
   Measurement Algorithm
Absolute Low Pulse Width - tCL(abs) - Test
                                             71
   Signals of Interest
                        71
   Test Definition Notes from the Specification
                                                 71
   Test References
                      71
   Pass Condition
                     71
   Measurement Algorithm
                              72
```

Half Period Jitter - tJIT(duty) - Test 73 Signals of Interest 73 Test Definition Notes from the Specification Test References 74 Pass Condition 74 Measurement Algorithm 74	74
Average Clock Period - tCK(avg) - Test 76 Signals of Interest 76 Test Definition Notes from the Specification Test References 77 Pass Condition 77 Measurement Algorithm 78	77
Absolute Clock Period - tCK(abs) - Test 79 Signals of Interest 79 Test Definition Notes from the Specification Test References 79 Pass Condition 79 Measurement Algorithm 80	79
4 Single-Ended Signals Input/Output Parameters Tests  Probing for Single-Ended Signals Input/Output Pa Test Procedure 84  VIH(AC) Test for DQ, DM 86 Signals of Interest 86 Test Definition Notes from the Specification Test References 87	rameters Tests 83
PASS Condition 87 Measurement Algorithm 87  VIH(AC) Test for DQS 88 Signals of Interest 88 Test Definition Notes from the Specification Test References 89 PASS Condition 89 Measurement Algorithm 89	89

VIH(AC) Test for Address, Control 90 Signals of Interest 90	
Test Definition Notes from the Specification Test References 91 PASS Condition 91 Measurement Algorithm 91	91
VIH(DC) Test for DQ, DM 92	
Signals of Interest 92 Test Definition Notes from the Specification Test References 93	93
PASS Condition 93 Measurement Algorithm 93	
VIH(DC) Test for DQS 94	
Signals of Interest 94 Test Definition Notes from the Specification Test References 95	95
PASS Condition 95  Measurement Algorithm 95	
VIH(DC) Test for Address, Control 96	
Signals of Interest 96 Test Definition Notes from the Specification Test References 97 PASS Condition 97	97
Measurement Algorithm 97	
VIL(AC) Test for DQ, DM 98  Signals of Interest 98  Test Definition Notes from the Specification Test References 99  PASS Condition 99	99
Measurement Algorithm 99	
VIL(AC) Test for DQS 100 Signals of Interest 100	
Test Definition Notes from the Specification Test References 101	101
PASS Condition 101  Measurement Algorithm 101	

VIL(AC) Test for Address, Control 102	
Signals of Interest 102	
Test Definition Notes from the Specification	103
Test References 103	
PASS Condition 103	
Measurement Algorithm 103	
VIL(DC) Test for DQ, DM 104	
Signals of Interest 104	
Test Definition Notes from the Specification	104
Test References 104	
PASS Condition 105	
Measurement Algorithm 105	
VIL(DC) Test for DQS 106	
Signals of Interest 106	
Test Definition Notes from the Specification	106
Test References 106	
PASS Condition 107	
Measurement Algorithm 107	
VIL(DC) Test for Address, Control 108	
Signals of Interest 108	
Test Definition Notes from the Specification	108
Test References 108	
PASS Condition 109	
Measurement Algorithm 109	
SlewR Test for DQ, DM, DQS 110	
Signals of Interest 110	
Test Definition Notes from the Specification	110
Test References 111	
PASS Condition 111	
Measurement Algorithm 111	
SlewR Test for Address, Control, Clock 112	
Signals of Interest 112	
Test Definition Notes from the Specification	112
Test References 113	
PASS Condition 113	
Measurement Algorithm 113	

SlewF Test for DQ, DM, DQS 114	
Signals of Interest 114	
Test Definition Notes from the Specification	114
Test References 115	
PASS Condition 115	
Measurement Algorithm 115	
SlewF Test for Address, Control, Clock 116	
Signals of Interest 116	
Test Definition Notes from the Specification	116
Test References 117	
PASS Condition 117	
Measurement Algorithm 117	
SRQseR(40ohm) Test 118	
Signals of Interest 118	
Test Definition Notes from the Specification	118
Test References 118	
PASS Condition 118	
Measurement Algorithm 119	
SRQseF(40ohm) Test 120	
Signals of Interest 120	
Test Definition Notes from the Specification	120
Test References 120	
PASS Condition 120	
Measurement Algorithm 121	
SRQseR(60ohm) Test 122	
Signals of Interest 122	
Test Definition Notes from the Specification	122
Test References 122	
PASS Condition 122	
Measurement Algorithm 123	
SRQseF(60ohm) Test 124	
Signals of Interest 124	
Test Definition Notes from the Specification	124
Test References 124	
PASS Condition 124	
Measurement Algorithm 125	

VOH(AC) Test 126	
Signals of Interest 126	
Test Definition Notes from the Specification 1	26
Test References 126	
PASS Condition 127	
Measurement Algorithm 127	
VOH(DC) Test 128	
Signals of Interest 128	
Test Definition Notes from the Specification 1	28
Test References 128	
PASS Condition 129	
Measurement Algorithm 129	
VOL(AC) Test 130	
Signals of Interest 130	
· ·	30
Test References 130	
PASS Condition 131	
Measurement Algorithm 131	
VOL(DC) Test 132	
Signals of Interest 132	
-	32
Test References 132	
PASS Condition 133	
Measurement Algorithm 133	
5 Single-Ended Signals VIH/VIL (Address, Control) Tests	
Probing for Single-Ended Signals VIH/VIL (Address,	Control) Tests 136
Test Procedure 136	·
VIHCA(AC) Test 138	
Signals of Interest 138	
Test Definition Notes from the Specification 1	38
Test References 138	
PASS Condition 139	
Measurement Algorithm 139	

	VIHCA(DC) Test 140
	Signals of Interest 140 Test Definition Notes from the Specification 140 Test References 140 PASS Condition 141 Measurement Algorithm 141
	VILCA(AC) Test 142 Signals of Interest 142 Test Definition Notes from the Specification 142 Test References 142 PASS Condition 143 Measurement Algorithm 143
	VILCA(DC) Test 144 Signals of Interest 144 Test Definition Notes from the Specification 144 Test References 144 PASS Condition 145 Measurement Algorithm 145
6 Single-E	nded Signals VIH/VIL (Data, Mask) Tests
	Probing for Single-Ended Signals VIH/VIL (Data, Mask) Tests 148  Test Procedure 149
	VIHDQ(AC) Test 151 Signals of Interest 151 Test Definition Notes from the Specification 151 Test References 151 PASS Condition 152 Measurement Algorithm 152
	VIHDQ(DC) Test 153

	VILDQ(AC) Test 155	
	Signals of Interest 155 Test Definition Notes from the Specification 155 Test References 155 PASS Condition 156 Measurement Algorithm 156	
	VILDQ(DC) Test 157 Signals of Interest 157 Test Definition Notes from the Specification 158 Test References 158 PASS Condition 158 Measurement Algorithm 158	
7	Single-Ended Signals AC Parameters Tests for Strobe Signals	
	Probing for Single-Ended Signals AC Input Parameters Tests for Strobe Signals  Test Procedure 161	160
	VSEH(AC) (strobe) Test 163 Signals of Interest 163 Test Definition Notes from the Specification 163 Test References 163 PASS Condition 163 Measurement Algorithm 164	
	VSEL(AC) (strobe) Test 165 Signals of Interest 165 Test Definition Notes from the Specification 165 Test References 165 PASS Condition 165 Measurement Algorithm 166	
8	Single-Ended Signals AC Parameters Tests for Clocks	
	Probing for Single-Ended Signals AC Input Parameters Tests for Clocks 168  Test Procedure 168	
	VSEH(AC) (clock) Test 170 Signals of Interest 170 Test Definition Notes from the Specification 170 Test References 170 PASS Condition 170 Measurement Algorithm 171	

	VSEL(AC) (clock) Test 172
	Signals of Interest 172
	Test Definition Notes from the Specification 172
	Test References 172
	PASS Condition 172
	Measurement Algorithm 173
	VIHCKE Test - Input Logic High (Clock Enable) Test 174
	Signals of Interest 174
	Test Definition Notes from the Specification 174
	Test References 174
	PASS Condition 174
	Measurement Algorithm 175
	VILCKE Test - Input Logic Low (Clock Enable) Test 176
	Signals of Interest 176
	Test Definition Notes from the Specification 176
	Test References 176
	PASS Condition 176
	Measurement Algorithm 177
9	Single-Ended Signals Overshoot/Undershoot Tests
	Probing for Overshoot/Undershoot Tests 180
	Test Procedure 180
	AC Overshoot Test 182
	Signals of Interest 182  Test Definition Notes from the Specification 183
	Test Definition Notes from the Specification 183 Test References 184
	PASS Condition 184
	Measurement Algorithm 185
	AC Undershoot Test 186
	Signals of Interest 186
	Test Definition Notes from the Specification 187
	Test References 188
	PASS Condition 188
	Measurement Algorithm 189
10	Differential Signals AC Input Parameters Tests
ıU	
	Probing for Differential Signals AC Input Parameters Tests
	Test Procedure 192

VID(AC), AC Differential Input Voltage - Test for DQS 194	
Signals of Interest 194	
Test Definition Notes from the Specification 194	
Test References 195	
PASS Condition 195	
Measurement Algorithm 195	
VID(AC), AC Differential Input Voltage - Test for Clock 196	
Signals of Interest 196	
Test Definition Notes from the Specification 196	
Test References 197	
PASS Condition 197	
Measurement Algorithm 197	
VIX(AC), AC Differential Input Cross Point Voltage - Test for DQS	198
Signals of Interest 198	
Test Definition Notes from the Specification 198	
Test References 199	
PASS Condition 199	
Measurement Algorithm 199	
VIX(AC), AC Differential Input Cross Point Voltage - Test for Clock	200
Signals of Interest 200	
Test Definition Notes from the Specification 200	
Test References 201	
PASS Condition 201	
Measurement Algorithm 201	
VIHdiff(AC) Test for DQS 202	
Signals of Interest 202	
Test Definition Notes from the Specification 203	
Test References 203	
PASS Condition 203	
Measurement Algorithm 203	
VIHdiff(AC) Test for Clock 204	
Signals of Interest 204	
Test Definition Notes from the Specification 204	
Test References 204	
PASS Condition 205	
Measurement Algorithm 205	

VIHdiff(DC) Test for DQS 206	
Signals of Interest 206	
Test Definition Notes from the Specification	207
Test References 207	
PASS Condition 207	
Measurement Algorithm 207	
VIHdiff(DC) Test for Clock 208	
Signals of Interest 208	
Test Definition Notes from the Specification	208
Test References 208	
PASS Condition 209	
Measurement Algorithm 209	
VILdiff(AC) Test for DQS 210	
Signals of Interest 210	
Test Definition Notes from the Specification	211
Test References 211	
PASS Condition 211	
Measurement Algorithm 211	
VILdiff(AC) Test for Clock 212	
Signals of Interest 212	
Test Definition Notes from the Specification	212
Test References 212	
PASS Condition 213	
Measurement Algorithm 213	
VILdiff(DC) Test for DQS 214	
Signals of Interest 214	
Test Definition Notes from the Specification	215
Test References 215	
PASS Condition 215	
Measurement Algorithm 215	
VILdiff(DC) Test for Clock 216	
Signals of Interest 216	
Test Definition Notes from the Specification	216
Test References 216	
PASS Condition 217	
Measurement Algorithm 217	

## 11 Differential Signal AC Output Parameters Tests

Probing for Differential Signals AC Output Parameters Tests  Test Procedure 220	220
VOX , AC Differential Output Cross Point Voltage - Test 222 Signals of Interest 222 Test Definition Notes from the Specification 222 Test References 223 PASS Condition 223 Measurement Algorithm 223	
SRQdiffR(40ohm) Test 224 Signals of Interest 224 Test Definition Notes from the Specification 224 Test References 224 PASS Condition 224 Measurement Algorithm 224	
SRQdiffF(40ohm) Test 226 Signals of Interest 226 Test Definition Notes from the Specification 226 Test References 226 PASS Condition 226 Measurement Algorithm 226	
SRQdiffR(60ohm) Test 228 Signals of Interest 228 Test Definition Notes from the Specification 228 Test References 228 PASS Condition 228 Measurement Algorithm 228	
SRQdiffF(60ohm) Test 230 Signals of Interest 230 Test Definition Notes from the Specification 230 Test References 230 PASS Condition 230 Measurement Algorithm 230	
VOHdiff(AC) Test 232 Signals of Interest 232 Test Definition Notes from the Specification 232 Test References 232 PASS Condition 232 Measurement Algorithm 233	

	Signals of Interest 234 Test Definition Notes from the Specification 234 Test References 234 PASS Condition 234 Measurement Algorithm 235	
12	Differential Signals Clock Cross Point Voltage Tests	
	Probing for Differential Signals Clock Cross Point Voltage Tests  Test Procedure 238	238
	VIXCA, Clock Cross Point Voltage - Test 240 Signals of Interest 240 Test Definition Notes from the Specification 240 Test References 240 PASS Condition 240 Measurement Algorithm 240	
13	Differential Signals Strobe Cross Point Voltage Tests	
	Probing for Differential Signals Strobe Cross Point Voltage Tests  Test Procedure 244	244
	VIXDQ, Strobe Cross Point Voltage - Test 246 Signals of Interest 246 Test Definition Notes from the Specification 246 Test References 246 PASS Condition 246 Measurement Algorithm 246	
14	Clock Timing (CT) Tests	
	Probing for Clock Timing Tests 250  Test Procedure 250	
	tAC, DQ Output Access Time from CK/CK# - Test 252 Signals of Interest 252 Test Definition Notes from the Specification 253 Test References 253 PASS Condition 253 Measurement Algorithm 253	

VOLdiff(AC) Test 234

```
tDQSCK, DQS Output Access Time from CK/CK# - Test
                                                       254
   Signals of Interest
                        254
   Test Definition Notes from the Specification
                                                255
                      256
   Test References
   PASS Condition
                     256
   Measurement Algorithm
                              257
tDQSCK (Low Power), DQS Output Access Time from CK_t, CK_c - Test
                                                                       258
   Signals of Interest
                        258
   Test Definition Notes from the Specification
                                                259
   Test References
                      259
   PASS Condition
                     259
   Measurement Algorithm
                              260
tDVAC (Clock), Time Above VIHdiff(AC)/below VILdiff(AC) - Test
                                                                 261
   Signals of Interest
                       261
   Test Definition Notes from the Specification
                                                262
   Test References
                      263
   PASS Condition
                     263
   Measurement Algorithm
                              263
tQHS, Data Hold Skew Factor - Test
                                     264
   Signals of Interest
                       264
   Test Definition Notes from the Specification
                                                264
   Test References
                      264
   PASS Condition
                     265
   Measurement Algorithm
                              265
tDQSCKDS Test - DQSCK Delta Short Test
   Signals of Interest
                        266
   Test Definition Notes from the Specification
                                                267
   Test References
                      267
   PASS Condition
                     267
   Measurement Algorithm
                              267
tDQSCKDM Test - DQSCK Delta Medium Test
                                              269
   Signals of Interest
                       269
   Test Definition Notes from the Specification
                                                270
                      270
   Test References
   PASS Condition
                     270
   Measurement Algorithm
                              270
```

#### 15 Data Strobe Timing (DST) Tests

```
Probing for Data Strobe Timing Tests
                                      275
   Test Procedure
                    275
tHZ(DQ), DQ Out HIGH Impedance Time From CK/CK# - Test
                                                             277
   Signals of Interest
                       277
   Test Definition Notes from the Specification
                                                278
                      279
   Test References
   PASS Condition
                     279
   Measurement Algorithm
                              279
tLZ(DQS), DQS Low-Impedance Time from CK/CK# - Test
                                                          280
   Signals of Interest
                        280
   Test Definition Notes from the Specification
                                                281
   Test References
                      282
   PASS Condition
                     282
   Measurement Algorithm
                              282
tLZ(DQ), DQ Low-Impedance Time from CK/CK# - Test
                                                       283
   Signals of Interest
                        283
   Test Definition Notes from the Specification
                                                284
   Test References
                      285
   PASS Condition
                     285
   Measurement Algorithm
                              285
tDQSQ, DQS-DQ Skew for DQS and Associated DQ Signals - Test
                                                                 286
                        286
   Signals of Interest
   Test Definition Notes from the Specification
                                                287
   Test References
                      288
   PASS Condition
                     288
   Measurement Algorithm
                              289
tQH, DQ/DQS Output Hold Time From DQS - Test
                                                 290
   Signals of Interest
                       290
   Test Definition Notes from the Specification
                                                291
                      292
   Test References
   PASS Condition
                     292
   Measurement Algorithm
                              293
tDQSS, DQS Latching Transition to Associated Clock Edge - Test
                                                                294
   Signals of Interest
   Test Definition Notes from the Specification
                                                295
   Test References
                      297
   PASS Condition
                     297
                              297
   Measurement Algorithm
```

Signals of Interest 299	
Test Definition Notes from the Specification	300
Test References 302	
PASS Condition 302	
Measurement Algorithm 302	
tDQSL, DQS Input Low Pulse Width - Test 303	
Signals of Interest 303	
Test Definition Notes from the Specification	304
Test References 306	
PASS Condition 306	
Measurement Algorithm 306	
tDSS, DQS Falling Edge to CK Setup Time - Test	307
Signals of Interest 307	
Test Definition Notes from the Specification	308
Test References 309	
PASS Condition 309	
Measurement Algorithm 309	
tDSH, DQS Falling Edge Hold Time from CK - Test	311
Signals of Interest 311	
Test Definition Notes from the Specification	312
Test References 313	
PASS Condition 313	
Measurement Algorithm 313	
Measurement Algorithm 313 tWPST, Write Postamble - Test 315	
-	
tWPST, Write Postamble - Test 315 Signals of Interest 315	316
tWPST, Write Postamble - Test 315	316
tWPST, Write Postamble - Test 315 Signals of Interest 315 Test Definition Notes from the Specification	316
tWPST, Write Postamble - Test 315 Signals of Interest 315 Test Definition Notes from the Specification Test References 317	316
tWPST, Write Postamble - Test 315 Signals of Interest 315 Test Definition Notes from the Specification Test References 317 PASS Condition 318	316
tWPST, Write Postamble - Test 315 Signals of Interest 315 Test Definition Notes from the Specification Test References 317 PASS Condition 318 Measurement Algorithm 318 tWPRE, Write Preamble - Test 319	316
tWPST, Write Postamble - Test 315 Signals of Interest 315 Test Definition Notes from the Specification Test References 317 PASS Condition 318 Measurement Algorithm 318 tWPRE, Write Preamble - Test 319	316
tWPST, Write Postamble - Test 315 Signals of Interest 315 Test Definition Notes from the Specification Test References 317 PASS Condition 318 Measurement Algorithm 318 tWPRE, Write Preamble - Test 319 Signals of Interest 319	
tWPST, Write Postamble - Test 315 Signals of Interest 315 Test Definition Notes from the Specification Test References 317 PASS Condition 318 Measurement Algorithm 318 tWPRE, Write Preamble - Test 319 Signals of Interest 319 Test Definition Notes from the Specification	

```
tRPRE, Read Preamble - Test
                              323
   Signals of Interest
                        323
   Test Definition Notes from the Specification
                                                324
                      326
   Test References
   PASS Condition
                     326
   Measurement Algorithm
                              327
tRPST, Read Postamble - Test
                                328
   Signals of Interest
                                                329
   Test Definition Notes from the Specification
   Test References
                      331
   PASS Condition
                     331
   Measurement Algorithm
                              332
tHZ(DQ) Test (Low Power), DQ Out HIGH Impedance Time From Clock - Test
                                                                           333
   Signals of Interest
                       333
   Test Definition Notes from the Specification
                                                334
   Test References
                      334
                     334
   PASS Condition
   Measurement Algorithm
                              335
tHZ(DQS) Test (Low Power), DQS Out HIGH Impedance Time From Clock - Test
                                                                              336
   Signals of Interest
                       336
   Test Definition Notes from the Specification
                                                337
   Test References
                      337
   PASS Condition
                     337
   Measurement Algorithm
                              338
tLZ(DQS) Test (Low Power), DQS Low-Impedance Time from Clock - Test
   Signals of Interest
                        339
   Test Definition Notes from the Specification
                                                340
   Test References
                      340
   PASS Condition
   Measurement Algorithm
                              341
tLZ(DQ) Test (Low Power), DQ Low-Impedance Time from Clock - Test
                                                                      342
   Signals of Interest
                       342
   Test Definition Notes from the Specification
                                                343
                      343
   Test References
   PASS Condition
                     343
   Measurement Algorithm
                              344
```

```
tQSH, DQS Output High Pulse Width - Test
                                                           345
                  Signals of Interest
                                       345
                  Test Definition Notes from the Specification
                                                                346
                  Test References
                                     346
                  PASS Condition
                                     346
                  Measurement Algorithm
                                             347
               tQSL, DQS Output Low Pulse Width - Test
                                                          348
                  Signals of Interest
                  Test Definition Notes from the Specification
                                                                349
                  Test References
                                     349
                  PASS Condition
                                     349
                                             350
                  Measurement Algorithm
               tDQSS Test (Low Power), DQS Latching Transition to Associated Clock Edge - Test
                                                                                                  351
                  Signals of Interest
                                       351
                  Test Definition Notes from the Specification
                                                                352
                  Test References
                                     352
                  PASS Condition
                                     352
                  Measurement Algorithm
                                             352
               tDVAC (Strobe), Time Above VIHdiff(AC)/below VILdiff(AC) - Test
                                                                                 354
                  Signals of Interest
                                       354
                  Test Definition Notes from the Specification
                                                                355
                  Test References
                                     356
                  PASS Condition
                                    356
                  Measurement Algorithm
                                             356
16 Data Timing Tests
               Probing for Data Timing Tests
                                               358
                  Test Procedure
                                    358
               tDS(base), Differential DQ and DM Input Setup Time - Test
                                                                          361
                  Signals of Interest
                                       361
                  Test Definition Notes from the Specification
                                                                362
                                     364
                  Test References
                  PASS Condition
                                     364
                  Measurement Algorithm
                                             364
```

```
tDH(base), Differential DQ and DM Input Hold Time - Test
                                                           366
   Signals of Interest
                        366
   Test Definition Notes from the Specification
                                                 367
                      369
   Test References
   PASS Condition
                      369
   Measurement Algorithm
                              369
tDS(derate), Differential DQ and DM Input Setup Time with Derating Support - Test
                                                                                   371
   Signals of Interest
   Test Definition Notes from the Specification
                                                 371
   Test References
                      382
   PASS Condition
                      383
                              383
   Measurement Algorithm
tDH(derate), Differential DQ and DM Input Hold Time with Derating Support - Test
                                                                                  384
   Signals of Interest
                        384
   Test Definition Notes from the Specification
                                                 384
   Test References
                      395
                      396
   PASS Condition
   Measurement Algorithm
                              396
tDS1(base), Single-Ended DQ and DM Input Setup Time - Test
                                                               397
   Signals of Interest
                        397
   Test Definition Notes from the Specification
                                                 397
   Test References
                      397
   PASS Condition
                      397
   Measurement Algorithm
                              398
tDH1(base), Single-Ended DQ and DM Input Hold Time - Test
                                                              399
   Signals of Interest
                        399
   Test Definition Notes from the Specification
                                                 399
   Test References
                      399
   PASS Condition
                      399
                              400
   Measurement Algorithm
tDS1(derate), Single-Ended DQ and DM Input Setup Time with Derating Support -
   Test
          401
   Signals of Interest
                        401
   Test Definition Notes from the Specification
                                                 401
   Test References
                      404
   PASS Condition
                      404
   Measurement Algorithm
                              405
```

```
tDH1(derate), Single-Ended DQ and DM Input Hold Time with Derating Support - Test
                                                                                    406
   Signals of Interest
                        406
   Test Definition Notes from the Specification
                                                 406
                      409
   Test References
   PASS Condition
                     409
   Measurement Algorithm
                              410
tVAC (Data), Time Above VIH(AC)/below VIL(AC) - Test
                                                         411
   Signals of Interest
   Test Definition Notes from the Specification
                                                412
   Test References
                      413
   PASS Condition
                     413
                              413
   Measurement Algorithm
tDIPW, DQ and DM Input Pulse Width - Test
                                             414
   Signals of Interest
                        414
   Test Definition Notes from the Specification
                                                414
   Test References
                      414
   PASS Condition
                     414
   Measurement Algorithm
                              415
tQHP, Data Half Period - Test
                               416
   Signals of Interest
                        416
   Test Definition Notes from the Specification
                                                416
   Test References
                      416
   PASS Condition
                     416
   Measurement Algorithm
                              417
tDS, DQ and DM Input Setup Time (Differential - Vref based) Test
   Signals of Interest
                        418
   Test Definition Notes from the Specification
                                                 418
   Test References
                      419
   PASS Condition
   Measurement Algorithm
                              419
tDH, DQ and DM Input Hold Time (Differential - Vref based) Test
                                                                 420
   Signals of Interest
                        420
   Test Definition Notes from the Specification
                                                 420
                      421
   Test References
   PASS Condition
                     421
   Measurement Algorithm
                              421
```

#### 17 Command and Address Timing (CAT) Tests

```
Probing for Command Address Timing Tests
                                              424
                     424
   Test Procedure
tlS(base) - Address and Control Input Setup Time - Test
                                                         426
   Signals of Interest
                        426
   Test Definition Notes from the Specification
                                                 427
                      428
   Test References
   PASS Condition
                     428
   Measurement Algorithm
                              429
tlH(base) - Address and Control Input Hold Time - Test
                                                        430
   Signals of Interest
                        430
   Test Definition Notes from the Specification
                                                 431
   Test References
                      432
   PASS Condition
                      432
   Measurement Algorithm
                              433
tlS(derate) - Address and Control Input Setup Time with Derating Support - Test
                                                                                 434
                        434
   Signals of Interest
   Test Definition Notes from the Specification
                                                 434
   Test References
                      445
   PASS Condition
                      446
   Measurement Algorithm
                              446
tlH(derate) - Address and Control Input Hold Time with Derating Support - Test
                                                                               447
   Signals of Interest
                        447
   Test Definition Notes from the Specification
                                                 447
   Test References
                      458
   PASS Condition
                      459
   Measurement Algorithm
                              459
tVAC (CS, CA), Time Above VIH(AC)/below VIL(AC) - Test
                                                           460
   Signals of Interest
                        460
   Test Definition Notes from the Specification
                                                 461
   Test References
                      462
   PASS Condition
                      462
   Measurement Algorithm
                              462
tIPW, Address and Control Input Pulse Width Test
                                                    464
   Signals of Interest
                                                 464
   Test Definition Notes from the Specification
   Test References
                      465
   PASS Condition
                      465
   Measurement Algorithm
                              465
```

	tISCKE, CKE Input Setup Time Test 467 Signals of Interest 467 Test Definition Notes from the Specification 467 Test References 468 PASS Condition 468 Measurement Algorithm 468
	tlHCKE, CKE Input Hold Time Test 470 Signals of Interest 470 Test Definition Notes from the Specification 470 Test References 471 PASS Condition 471 Measurement Algorithm 471
	tISCKEb, CKE Input Setup Time (Boot Parameter) Test 473 Signals of Interest 473 Test Definition Notes from the Specification 473 Test References 473 PASS Condition 473 Measurement Algorithm 474
	tlHCKEb, CKE Input Hold Time (Boot Parameter) Test 475 Signals of Interest 475 Test Definition Notes from the Specification 475 Test References 475 PASS Condition 475 Measurement Algorithm 476
18	Custom Mode Read-Write Eye-Diagram Tests
	Probing for Custom Mode Read-Write Eye Diagram Tests 478  Test Procedure 478
	User Defined Real-Time Eye Diagram Test for Read Cycle 482 Signals of Interest 482 Measurement Algorithm 482
	User Defined Real-Time Eye Diagram Test for Write Cycle 484 Signals of Interest 484 Measurement Algorithm 484
19	Calibrating the Infiniium Oscilloscope and Probe
	Required Equipment for Oscilloscope Calibration 487 Internal Calibration 488

Required Equipment for Probe Calibration 491

Probe Calibration 492

Connecting the Probe for Calibration 492

Verifying the Connection 494

Running the Probe Calibration and Deskew 496

Verifying the Probe Calibration 498

#### 20 InfiniiMax Probing

Index





# **Installing the DDR2(+LP) Compliance Test Application**

Installing the Software 39
Installing the License Key 39

If you purchased the N5413B DDR2(+LP) Compliance Test Application separately, you need to install the software and license key.

# **Installing the Software**

- 1 Make sure you have the minimum version of Infiniium oscilloscope software (see the N5413B test application release notes) by choosing Help>About Infiniium... from the main menu.
- **2** To obtain the DDR2(+LP) Compliance Test Application, go to Agilent website: <a href="http://www.agilent.com/find/N5413B">http://www.agilent.com/find/N5413B</a>.
- **3** The link for DDR2(+LP) Compliance Test Application will appear. Double-click on it and follow the instructions to download and install the application software.

# **Installing the License Key**

- 1 Request a license code from Agilent by following the instructions on the Entitlement Certificate.
  - You will need the oscilloscope's "Option ID Number", which you can find in the **Help>About Infiniium...** dialog box.
- 2 After you receive your license code from Agilent, choose Utilities>Install Option License....
- 3 In the Install Option License dialog, enter your license code and click Install License.
- 4 Click **OK** in the dialog that tells you to restart the Infiniium oscilloscope application software to complete the license installation.
- 5 Click Close to close the Install Option License dialog.
- 6 Choose File>Exit.

1	Installing th	e DDR2(+I P	\ Compliance	<b>Test Application</b>
1	ı	C DDNZ(TLF	, compliance	1691 While aries

7 Restart the Infinium oscilloscope application software to complete the license installation.



Calibrating the Oscilloscope 42
Starting the DDR2(+LP) Compliance Test Application 43

Before running the DDR2(+LP) automated tests, you should calibrate the oscilloscope and probe. No test fixture is required for this DDR2(+LP) application. After the oscilloscope and probe have been calibrated, you are ready to start the DDR2(+LP) Compliance Test Application and perform the measurements.

# **Calibrating the Oscilloscope**

If you haven't already calibrated the oscilloscope and probe, see Chapter 19, "Calibrating the Infiniium Oscilloscope and Probe".

NOTE


If the ambient temperature changes more than 5 degrees Celsius from the calibration temperature, internal calibration should be performed again. The delta between the calibration temperature and the present operating temperature is shown in the Utilities>Calibration menu.

NOTE

If you switch cables between channels or other oscilloscopes, it is necessary to perform cable and probe calibration again. Agilent recommends that, once calibration is performed, you label the cables with the channel on which they were calibrated.

# Starting the DDR2(+LP) Compliance Test Application

- 1 Ensure that the RAM reliability test software is running in the computer system where the Device Under Test (DUT) is attached. This software performs tests to all unused RAM in the system by producing a repetitive burst of read-write data signals to the DDR2 memory.
- 2 To start the DDR2(+LP) Compliance Test Application: From the Infinitum oscilloscope's main menu, choose Analyze>Automated Test Apps>DDR2(+LP) Test.






Figure 1 The DDR2(+LP) Compliance Test Application

NOTE

If DDR2(+LP) Test does not appear in the Automated Test Apps menu, the DDR2(+LP) Compliance Test Application has not been installed (see Chapter 1, "Installing the DDR2(+LP) Compliance Test Application").

Figure 1 shows the DDR2(+LP) Compliance Test Application main window. The task flow pane, and the tabs in the main pane, show the steps you take in running the automated tests:

Set Up	Lets you identify and setup the test environment, including information about the device under test.
Select Tests	Lets you select the tests you want to run. The tests are organized hierarchically so you can select all tests in a group. After tests are run, status indicators show which tests have passed, failed, or not been run, and there are indicators for the test groups.
Configure	Lets you configure test parameters (like memory depth). This information appears in the HTML report.
Connect	Shows you how to connect the oscilloscope to the device under test for the tests to be run.
Run Tests	Starts the automated tests. If the connections to the device under test need to be changed while multiple tests are running, the tests pause, show you how to change the connection, and wait for you to confirm that the connections have been changed before continuing.
Results	Contains more detailed information about the tests that have been run. You can change the thresholds at which marginal or critical warnings appear.
Html Report	Shows a compliance test report that can be printed.

NOTE

When you close the DDR2(+LP) application, each channel's probe is configured as single-ended or differential depending on the last DDR2(+LP) test that was run.


#### **Online Help Topics**

For information on using the DDR2(+LP) Compliance Test Application, see its online help (which you can access by choosing Help>Contents... from the application's main menu).

The DDR2(+LP) Compliance Test Application's online help describes:

- Starting the DDR2(+LP) compliance test application.
  - To view/minimize the task flow pane
  - To view/hide the toolbar
- Creating or Opening a Test Project
- Setting up DDR2(+LP) test environment.
- Selecting tests.
- Configuring tests.
- User-Defined compliance limits.
- Connecting the oscilloscope to the DUT.
- Running tests.
- Viewing test results.
  - To delete trials from the results
  - · To show reference images and flash mask hits
  - To change the display settings
  - To change the remote settings
  - To change the margin thresholds and trial report display
  - To change the user prompt option
- To change the auto-recovery option
- Viewing/printing the HTML test report.
- Understanding the HTML report.
- Saving test projects.

2 Preparing to Take Measurements



# **Measurement Clock Tests**

```
Probing for Measurement Clock Tests 48

Clock Period Jitter - tJIT(per) - Test 51

Cycle to Cycle Period Jitter - tJIT(cc) - Test 54

Cumulative Error - tERR(n per) - Test 57

Cumulative Error (across 13-50 cycles) - tERR(13-50 per) (Low Power) - Test 61

Average HIGH Pulse Width - tCH(avg) - Test 63

Absolute HIGH Pulse Width - tCH(abs) - Test 66

Average Low Pulse Width - tCL(avg) - Test 68

Absolute Low Pulse Width - tCL(abs) - Test 71

Half Period Jitter - tJIT(duty) - Test 73

Average Clock Period - tCK(avg) - Test 76

Absolute Clock Period - tCK(abs) - Test 79
```

This section provides the Methods of Implementation (MOIs) for Rising Edge and Pulse Measurements Clock tests using an Agilent Infiniium oscilloscope, recommended InfiniiMax 116xA or 113xA probe amplifiers, differential solder-in probe head and the DDR2(+LP) Compliance Test Application.

# **Probing for Measurement Clock Tests**

When performing the Measurement Clock tests, the DDR2(+LP) Compliance Test Application will prompt you to make the proper connections. The connections for Rising Edge and Pulse Measurement Clock tests may look similar to the following diagram. Refer to the Connection tab in DDR2 Electrical Performance Compliance application for the exact number of probe connections.




Figure 2 Probing for Measurement Clock Tests

You can use any of the oscilloscope channels as the Pin Under Test (PUT) source channel. You can identify the channels used for each signal in the Configuration tab of the DDR2(+LP) Compliance Test Application. (The channel shown in Figure 2 is just an example.)

For more information on the probe amplifiers and differential probe heads, see Chapter 20, "InfiniiMax Probing," starting on page 503.

#### **Test Procedure**

- 1 Start the automated test application as described in "Starting the DDR2(+LP) Compliance Test Application" on page 43.
- **2** Ensure that the RAM reliability test software is running on the computer system where the DDR2/LPDDR2 Device Under Test (DUT) is attached. This software will perform a test on all the unused RAM on

- the system by producing a repetitive burst of read-write data signals to the DDR2 memory.
- **3** Connect the differential solder-in probe head to the PUT on the DDR2/LPDDR2 devices.
- **4** Connect the oscilloscope probes to any of the oscilloscope channels.
- 5 In the DDR2(+LP) Test application, click the Set Up tab.
- 6 Select the Speed Grade options. For the DDR2 Measurement Clock tests, you can select either DDR2-667, DDR2-800 and DDR2-1066 speed grade. If another Speed Grade is selected, the Measurement Clock test options will not be displayed at the Select Tests tab. For the LPDDR2 Measurement Clock tests, any of the available LPDDR2 Speed Grades can be selected by checking the Low Power box in the Set Up tab to display the LPDDR2 Speed Grades.
- 7 Type in or select the Device Identifier as well as User Description from the drop-down list. Enter your comments in the Comments text box.
- **8** Click the Select Tests tab and check the tests you want to run. Check the parent node or group to check all the available tests within the group.




Figure 3 Selecting Measurement Clock Tests

#### 3 Measurement Clock Tests

**9** Follow the DDR2(+LP) Test application's task flow to set up the configuration options, run the test, and view the test results.

# Clock Period Jitter - tJIT(per) - Test

This test is applicable to the Rising Edge Measurement and Falling Edge Measurement. The purpose of this test is to measure the difference between a measured clock period and the average clock period across multiple cycles of the clock. You can specify the rising and/or the falling edge of your signal for this measurement.

#### **Signals of Interest**

Mode Supported: DDR2, LPDDR2

Signal cycle of interest: READ or WRITE

Signal(s) of Interest:

- · Clock Signal
- Signals required to perform the test on the oscilloscope:
- Pin Under Test, PUT any signal of interest, as defined above

#### **Test Definition Notes from the Specification**

Table 2Specific Note 35

Parameter	Symbol	DDR2	-667	DDR2-	-800	Units	Notes
		Min	Max	Min	Max		
Clock Period Jitter	tJIT(per)	-125	125	-100	100	ps	35

Table 3Specific Note 30

Parameter	Symbol	DDR2-1066		DDR2-1066		Units	Notes
		Min	Max				
Clock Period Jitter	tJIT(per)	-90	90	ps	30		

 Table 4
 Table 103 - LPDDR2 AC Timing Table

Parameter	Symbol	min	min					LPC	DR2					Unit
		max	t <sub>CK</sub>	1066	933	800	667	533	466 <sup>*5</sup>	400	333	266 <sup>*5</sup>	200 <sup>*5</sup>	
Max. Frequency*4		~		533	466	400	333	266	233	200	166	133	100	MHz
					Clo	ck Timi	ng							
Clock Period	t <sub>JIT</sub> (per),	min		-90	-95	-100	-110	-120	-130	-140	-150	-180	-250	
Jitter (with allowed allowed jitter)		max		90	95	100	110	120	130	140	150	180	250	ps

# **Test References**

See Specific Note 35 in the *JEDEC Standard JESD79-2E*, Specific Note 30 in the *JESD208*, and Table 103 in the *JESD209-2B*.

#### **Pass Condition**

The tJIT(per) measurement value should be within the conformance limits as specified in the JEDEC specification.

#### **Measurement Algorithm**

- 1 This measurement measures the difference between every period inside a 200-cycle window with the average of the whole window.
- **2** Calculate the average for periods 1 to 200.

- **3** Measure the difference between period #1 with the average and save the answer as a measurement result.
- **4** Measure the difference between period #2 with the average and save the answer as a measurement result.
- **5** Continue with the same procedures until you complete the comparison for period #200 with the average. By now, 200 measurement results are generated.
- **6** Slide the window by one and measure the average of 2-201.
- 7 Compare period #2 with the new average. Continue the comparison for period #3, #4, ... #200, #201. By now, 200 more measurement results are added, with the total of 400 values.
- 8 Slide the window by one and measure the average of 3-202.
- **9** Compare period #3 with the new average. Continue the comparison for period #4, #5, ... #201, #202. By now, 200 more measurement results are added, with the total of 600 values.
- **10** Check these 600 results for the smallest and largest values (worst cases values).
- 11 Compare the test results against the compliance test limits.

# Cycle to Cycle Period Jitter - tJIT(cc) - Test

This test is applicable to the Rising Edge Measurement as well as Falling Edge Measurement. The purpose of this test is to measure the difference in the clock period between two consecutive clock cycles. The tJIT(cc) Rising Edge Measurement measures the clock period from the rising edge of a clock cycle to the next rising edge. The tJIT(cc) Falling Edge Measurement measures the clock period from the falling edge to falling edge. The test will show a fail status if the total failed waveforms is greater than 0.

#### **Signals of Interest**

Mode Supported: DDR2, LPDDR2

Signal cycle of interest: READ or WRITE

Signal(s) of Interest:

· Clock Signal

• Signals required to perform the test on the oscilloscope:

• Pin Under Test, PUT - any signal of interest, as defined above

#### **Test Definition Notes from the Specification**

Table 5Specific Note 35

Parameter	Symbol	DDR2	-667	DDR2	-800	Units	Notes
		Min	Max	Min	Max		
Cycle to Cycle Period Jitter	tJIT(cc)	-250	250	-200	200	ps	35

Table 6Specific Note 30

Parameter	Symbol	DDR2-	1066	Units	Notes
		Min	Max		
Cycle to Cycle Period Jitter	tJIT(cc)	-180	180	ps	30

 Table 7
 Table 103 - LPDDR2 AC Timing Table

Parameter	Symbol	min	min					LPE	DDR2					Unit
		max	t <sub>CK</sub>	1066	933	800	667	533	466 <sup>*5</sup>	400	333	266 <sup>*5</sup>	200 <sup>*5</sup>	
Max. Frequency*4		~		533	466	400	333	266	233	200	166	133	100	MHz
Clock Timing													•	
Maximum Clock Jitter between two consecutive clock cycles (with allowed jitter)	t <sub>JIT</sub> (cc), allowed	max		180	190	200	220	240	260	280	300	360	500	ps

#### **Test References**

See Specific Note 35 in the *JEDEC Standard JESD79-2E*, Specific Note 30 in the *JESD208*, and Table 103 in *JESD209-2B*.

#### **Pass Condition**

The tJIT(cc) measurement value should be within the conformance limits as specified in the JEDEC specification.

#### **Measurement Algorithm**

- 1 Measure the difference between every adjacent pair of periods.
- **2** Generate 201 measurement results.

#### 3 Measurement Clock Tests

- **3** Check the results for the smallest and largest values (worst case values).
- 4 Compare the test results against the compliance test limits.

# **Cumulative Error - tERR(n per) - Test**

This Cumulative Error (across "n" cycles) test is applicable to the Rising Edge Measurement as well as the Falling Edge Measurement. The purpose of this test is to measure the difference between a measured clock period and the average clock period across multiple cycles of the clock. Supported measurements include multiple cycle windows with values of "n" (for "n" cycle) where n>5 but less than 50.

#### **Signals of Interest**

Mode Supported: DDR2, LPDDR2

Signal cycle of interest: READ or WRITE

Signal(s) of Interest:

- Clock Signal
- Signals required to perform the test on the oscilloscope:
- Pin Under Test, PUT any signal of interest, as defined above

# **Test Definition Notes from the Specification**

 Table 8
 Specific Note 35

Parameter	Symbol	DDR2	-667	DDR2	-800	Units	Notes	
		min	max	min	max			
Cumulative error across 2 cycles	tERR(2per)	-175	175	-150	150	ps	35	
Cumulative error across 3 cycles	tERR(3per)	-225	225	-175	175	ps	35	
Cumulative error across 4 cycles	tERR(4per)	-250	250	-200	200	ps	35	
Cumulative error across 5 cycles	tERR(5per)	-250	250	-200	200	ps	35	
Cumulative error across n cycles, n = 610, inclusive	tERR(6-10 per)	-350	350	-300	300	ps	35	
Cumulative error across n cycles, n = 1150, inclusive	tERR(11-50 per)	-450	450	-450	450	ps	35	

 Table 9
 Specific Note 30

Parameter	Symbol	DDR2-	1066	Units	Notes
		min	max		
Cumulative error across 2 cycles	tERR(2per)	-132	132	ps	30
Cumulative error across 3 cycles	tERR(3per)	-157	157	ps	30
Cumulative error across 4 cycles	tERR(4per)	-175	175	ps	30
Cumulative error across 5 cycles	tERR(5per)	-188	188	ps	30
Cumulative error across n cycles, n = 610, inclusive	tERR(6-10 per)	-250	250	ps	30
Cumulative error across n cycles, n = 1150, inclusive	tERR(11-50 per)	-425	425	ps	30

 Table 10
 Table 103 - LPDDR2 AC Timing Table

Parameter	Symbol	min	min		LPDDR2									Unit
		max t <sub>e</sub>	t <sub>CK</sub>	1066	933	800	667	533	466 <sup>*5</sup>	400	333	266 <sup>*5</sup>	200 <sup>*5</sup>	
Max. Frequency <sup>*4</sup>		~		533	466	400	333	266	233	200	166	133	100	MHz
					Clo	ck Timi	ng		•			•		•
Cumulative error	t <sub>JIT</sub> (2per),	min		-132	-140	-147	-162	-177	-191	-206	-221	-265	-368	
across 2 cycles	max		132	140	147	162	177	191	206	221	265	368	ps	
Cumulative error	ımulative error t <sub>JIT</sub> (3per),	min		-157	-166	-175	-192	-210	-227	-245	-262	-314	-437	
	allowed	max		157	166	175	192	210	227	245	262	314	437	ps

Cumulative error	t <sub>JIT</sub> (4per),	min	-175	-185	-194	-214	-233	-253	-272	-291	-350	-486	
across 4 cycles	allowed	max	175	185	194	214	233	253	272	291	350	486	ps
Cumulative error	t <sub>JIT</sub> (5per),	min	-188	-199	-209	-230	-251	-272	-293	-314	-377	-524	
across 5 cycles	allowed	max	188	199	209	230	251	272	293	314	377	524	ps
Cumulative error	t <sub>JIT</sub> (6per),	min	-200	-211	-222	-244	-266	-288	-311	-333	-399	-555	
across 6 cycles	allowed	max	200	211	222	244	266	288	311	333	399	555	ps
Cumulative error	t <sub>JIT</sub> (7per),	min	-209	-221	-232	-256	-279	-302	-325	-248	-418	-581	
across 7 cycles	allowed	max	209	221	232	256	279	302	325	248	418	581	ps
Cumulative error	t <sub>JIT</sub> (8per),	min	-217	-229	-241	-256	-290	-314	-338	-362	-435	-604	
across 8 cycles	allowed	max	217	229	241	256	290	314	338	362	435	604	ps
Cumulative error	t <sub>JIT</sub> (9per),	min	-224	-237	-249	-274	-299	-324	-349	-374	-449	-624	
across 9 cycles	allowed	max	224	237	249	274	299	324	349	374	449	624	ps
Cumulative error	t <sub>JIT</sub> (10per),	min	-231	-244	-257	-282	-308	-334	-359	-385	-462	-641	
across 10 cycles	allowed	max	231	244	257	282	308	334	359	385	462	641	ps
Cumulative error	t <sub>JIT</sub> (11per),	min	-237	-250	-263	-289	-316	-342	-368	-395	-474	-658	
across 11 cycles	allowed	max	237	250	263	289	316	342	368	395	474	658	ps
Cumulative error	t <sub>JIT</sub> (12per),	min	-242	-256	-269	-296	-323	-350	-377	-403	-484	-672	
across 12 cycles	allowed	max	242	256	269	296	323	350	377	403	484	672	ps

#### **Test References**

See Specific Note 35 in the *JEDEC Standard JESD79-2E*, Specific Note 30 in the *JESD208*, and Table 103 in the *JESD209-2B*.

#### **Pass Condition**

The tERR measurement value should be within the conformance limits as specified in the JEDEC specification.

# **Measurement Algorithm**

- 1 tERR(2per) is similar to tJIT(per), except it makes a small 2-cycle window inside the big 200-cycle window and compares the average of the small window with the average of the big window.
- **2** Calculate the average for periods 1 to 200.

- **3** Calculate the average for periods 1 and 2.
- **4** Measure the difference of these two averages and save the answer as a measurement result.
- **5** Calculate the average of periods 2 and 3, and measure the difference between this average and the big window average.
- **6** Continue with the same procedures until the average of periods 199 and 200 to the big window average is compared. By now, 199 measurement results are generated.
- 7 Slide the big window by one and start comparing the average of periods 2 and 3 with the new big window average until the comparison for periods 200 and 201 with the big window is completed. By now, 199 more measurements are added, with the total of 398 measurement values.
- 8 Slide the big window by one again and repeat the same procedures. By now, 199 more measurements are added, with the total of 597 measurement values.
- **9** Check the 597 results for the smallest and largest values (worst case values).
- 10 Compare the test results to the compliance test limits.
- 11 tERR(3per) is the same as tERR(2per) except the small window size is three periods wide. tERR(4per) uses small window size of four periods, and tERR(5per) uses five periods.
- 12 tERR(6-10per) executes tERR(6per), tERR(7per), tERR(8per), tERR(9per) and tERR(10per), combines all the measurement results together into one big pool, and checks for the smallest and largest values.
- 13 tERR(11-50per) does the same for tERR(11per) through tERR(50per).

# Cumulative Error (across 13-50 cycles) - tERR(13-50 per) (Low Power) - Test

This Cumulative Error (across 13-50 cycles) test is applicable to the Rising Edge Measurement as well as the Falling Edge Measurement. The purpose of this test is to measure the difference between a measured clock period and the average clock period across multiple cycles of the clock from 13 cycles to 50 cycles.

#### Signals of Interest

Mode Supported: LPDDR2 only

Signal cycle of interest: READ or WRITE

Signal(s) of Interest:

- Clock Signal
- Signals required to perform the test on the oscilloscope:
- Pin Under Test, PUT any signal of interest, as defined above

# **Test Definition Notes from the Specification**

 Table 11
 Table 103 - LPDDR2 AC Timing Table

Parameter	Symbol	min	min		LPDDR2											
		max	t <sub>CK</sub>	1066	933	800	667	533	466 <sup>*5</sup>	400	333	266 <sup>*5</sup>	200 <sup>*5</sup>			
Max. Frequency*4		~		533	466	400	333	266	233	200	166	133	100	MHz		
	Clock Timing															
Cumulative	t <sub>ERR</sub> (nper),	min		t <sub>E</sub>	RR(npe	r),allow	/ed,min	= (1 + (	0.68In(n)	) * t <sub>JIT</sub> (	per),all	owed,m	in			
error across n = 13, 14, 49, 50 cycles	allowed	max		t <sub>E</sub>	$t_{ERR}(nper)$ , allowed, $max = (1 + 0.68ln(n)) * t_{JIT}(per)$ , allowed, $max$											

#### **Test References**

See Table 103 in the JESD209-2B.

#### **Pass Condition**

The tERR measurement value from 13-cycle through 50-cycle should be within the conformance limits as specified in the JEDEC specification.

#### **Measurement Algorithm**

Example input test signal: Frequency: 1 KHz, Number of cycles acquired: 202. tERR(13-50per) executes tERR(13per) through tERR(50per). For tERR(13per):

- 1 Calculate the average for periods 1-200.
- **2** Calculate the average for periods 1-13.
- **3** Measure the difference between these two averages and save the answer as a tERR(13per) result.
- **4** Continue with the same procedures until the average of the last thirteen periods (188-200) is compared to the average for periods 1-200
- 5 Slide the window by one and start comparing the average of periods 2-14 and end by comparing the average of periods 189-201.
- 6 Slide the window by one again and repeat the same procedures.
- 7 Calculate the compliance upper and lower limits for tERR(13per): Upper limit =  $(1 + 0.68\ln(n)) * t_{JIT}(per)$ ,max. (where n=13) Lower limit =  $(1 + 0.68\ln(n)) * t_{JIT}(per)$ ,min. (where n=13) NOTE:  $t_{JIT}(per)$ ,max and  $t_{JIT}(per)$ ,min vary depending on the speed grade selected.
- **8** Check all tERR(13per) results for the smallest and largest values (worst case values).
- **9** Compare the worst case tERR(13per) results to the compliance test limit.
- 10 Perform the same procedure for tERR(14per) through tERR(50per).

# Average HIGH Pulse Width - tCH(avg) - Test

The purpose of this test is to measure the average duty cycle of all the positive pulse widths within a window of 200 consecutive cycles.

# **Signals of Interest**

Mode Supported: DDR2, LPDDR2

Signal cycle of interest: READ or WRITE

Signal(s) of Interest:

- Clock Signal
- Signals required to perform the test on the oscilloscope:
- Pin Under Test, PUT any signal of interest, as defined above

#### **Test Definition Notes from the Specification**

**Table 12** Timing Parameters by Speed Grade (DDR2-667 and DDR2-800)

Parameter	Symbol	DDR2-667		DDR2	-800		Specific
		Min	Max	Min	Max		Notes
Average clock HIGH pulse width	tCH(avg)	0.48	0.52	0.48	0.52	tCK(avg)	35,36

**Table 13** Timing Parameters by Speed Grade (DDR2-1066)

Parameter	Symbol DDR2-		1066		Specific	
		Min	Max		Notes	
Average clock HIGH pulse width	tCH(avg)	0.48	0.52	tCK(avg)	30,31	

 Table 14
 Table 103 - LPDDR2 AC Timing Table

Parameter	Symbol	min	min					LPD	DR2					Unit	
		max	t <sub>CK</sub>	1066	933	800	667	533	466 <sup>*5</sup>	400	333	266 <sup>*5</sup>	200*5		
Max. Frequency <sup>*4</sup>		~		533	466	400	333	266	233	200	166	133	100	MHz	
						Clock 7	Γiming								
Average high	t <sub>CH</sub> (avg)	min			0.45 t <sub>(</sub>										
pulse width		max			0.55										

#### **Test References**

See Table 42 - Timing Parameters by Speed Grade (DDR2-667 and DDR2-800) in the *JEDEC Standard JESD79-2E*, Table 41 - Timing Parameters by Speed Grade (DDR2-1066) in the *JESD208*, and Table 103 in the JESD209-2B.

#### **Pass Condition**

The tCH measurement value should be within the conformance limits as specified in the JEDEC specification.

# **Measurement Algorithm**

- 1 Measure the sliding "window" of 200 cycles.
- **2** Measure the width of the high pulses 1-200 and determine the average value for this window. By now, one measurement result is generated.
- **3** Measure the width of the high pulses 2-201 and determine the average value for this window. By now, one measurement result is generated, with the total of two measurement results.
- **4** Measure the width of the high pulses 3-202 and determine the average value for this window. By now, one measurement result is generated, with the total of three measurement results.
- **5** Check the total 3 results for the smallest and largest values (worst case values).
- **6** Compare the test results against the compliance test limits.

# Absolute HIGH Pulse Width - tCH(abs) - Test

The purpose of this test is to measure the absolute duty cycle of all the positive pulse widths within a window of 202 consecutive cycles.

# **Signals of Interest**

Mode Supported: LPDDR2 only

Signal cycle of interest: READ or WRITE

Signal(s) of Interest:

- Clock Signal
- Signals required to perform the test on the oscilloscope:
- Pin Under Test, PUT any signal of interest, as defined above

#### **Test Definition Notes from the Specification**

 Table 15
 Table 103 - LPDDR2 AC Timing Table

Parameter	Symbol		min					LPD	DR2					Unit
		max	t <sub>CK</sub>	1066	933	800	667	533	466 <sup>*5</sup>	400	333	266 <sup>*5</sup>	200 <sup>*5</sup>	
Max. Frequency <sup>*4</sup>		~		533	466	400	333	266	233	200	166	133	100	MHz
						Clock T	iming							
Average clock	t <sub>CH</sub> (abs),	min						0.	43					
HIGH pulse width (with allowed jitter)	allowed	max						0.	57					t <sub>CK</sub> (avg)

#### **Test References**

See Table 103 in the JESD209-2B.

#### **Pass Condition**

The absolute tCH measurement value should be within the conformance limits as specified in the JEDEC specification.

66

# **Measurement Algorithm**

- 1 Find the average period, tCK(avg) for cycle 1-202.
- 2 Find the maximum high pulse width,  $PW_{MAX}(s)$  for cycle 1-202.
- 3 Find the minimum high pulse width,  $PW_{MIN}(s)$  for cycle 1-202.
- 4 Calculate  $PW_{MAX}(tCK) = PW_{MAX}(s)/tCK(avg)$ .
- $\textbf{5} \quad Calculate \ PW_{MIN}(tCK) = PW_{MIN}(s)/tCK(avg).$
- $\boldsymbol{6}$  Check  $PW_{MAX}(tCK)$  and  $PW_{MIN}(tCK)$  for the worst case values.
- 7 Compare the test result to the compliance test limit.

# Average Low Pulse Width - tCL(avg) - Test

The purpose of this test is to measure the average duty cycle of all the negative pulse widths within a window of 200 consecutive cycles.

# **Signals of Interest**

Mode Supported: DDR2, LPDDR2

Signal cycle of interest: READ or WRITE

Signal(s) of Interest:

- Clock Signal
- Signals required to perform the test on the oscilloscope:
- Pin Under Test, PUT any signal of interest, as defined above

#### **Test Definition Notes from the Specification**

 Table 16
 Timing Parameters by Speed Grade (DDR2-667 and DDR2-800)

Parameter	Symbol	DDR2	DDR2-667		-800	Units	Notes
		Min	Max	Min	Max		
Average clock LOW pulse width	tCL(avg)	0.48	0.52	0.48	0.52	tCK(avg)	35,36

**Table 17** Timing Parameters by Speed Grade (DDR2-1066)

Parameter	Symbol	DDR2-	1066	Units	Notes
		Min	Max		
Average clock LOW pulse width	tCL(avg)	0.48	0.52	tCK(avg)	30,31

 Table 18
 Table 103 - LPDDR2 AC Timing Table

Parameter	Symbol	min	min		LPDDR2										
		max	t <sub>CK</sub>	1066	933	800	667	533	466 <sup>*5</sup>	400	333	266 <sup>*5</sup>	200*5		
Max. Frequency <sup>*4</sup>		~		533	466	400	333	266	233	200	166	133	100	MHz	
						Clock	Γiming								
Average low	t <sub>CL</sub> (avg)	min			0.45										
pulse width		max			0.55										

#### **Test References**

See Table 42 - Timing Parameters by Speed Grade (DDR2-667 and DDR2-800) in the *JEDEC Standard JESD79-2E*, Table 41 - Timing Parameters by Speed Grade (DDR2-1066) in the *JESD208*, and Table 103 in the *JESD209-2B*.

#### **Pass Condition**

The tCL measurement value should be within the conformance limits as specified in the JEDEC specification.

#### **Measurement Algorithm**

- 1 Measure the sliding "window" of 200 cycles.
- **2** Measure the width of the low pulses 1-200 and determine the average value for this window. By now, one measurement result is generated.
- **3** Measure the width of the low pulses 2-201 and determine the average value for this window. By now, one measurement result is generated, with the total of two measurement results.
- 4 Measure the width of the low pulses 3-202 and determine the average value for this window. By now, one measurement result is generated, with the total of three measurement results.
- **5** Check the total results (three values) for the smallest and largest values (worst case values).
- 6 Compare results against the compliance test limits.

# Absolute Low Pulse Width - tCL(abs) - Test

The purpose of this test is to measure the absolute duty cycle of all the negative pulse widths within a window of 202 consecutive cycles.

# **Signals of Interest**

Mode Supported: LPDDR2 only

Signal cycle of interest: READ or WRITE

Signal(s) of Interest:

- Clock Signal
- Signals required to perform the test on the oscilloscope:
- Pin Under Test, PUT any signal of interest, as defined above

#### **Test Definition Notes from the Specification**

 Table 19
 Table 103 - LPDDR2 AC Timing Table

Parameter	Symbol	min	min		LPDDR2										
		max	t <sub>CK</sub>	1066	933	800	667	533	466 <sup>*5</sup>	400	333	266 <sup>*5</sup>	200 <sup>*5</sup>		
Max. Frequency <sup>*4</sup>		~		533	466	400	333	266	233	200	166	133	100	MHz	
						Clock	Timing								
Absolute clock	t <sub>CL</sub> (abs),	min						0	.43						
LOW pulse width (with allowed jitter)	allowed	max						0	.57					t <sub>CK</sub> (avg)	

#### **Test References**

See Table 103 in the JESD209-2B.

#### **Pass Condition**

The absolute tCL measurement value should be within the conformance limits as specified in the JEDEC specification.

# **Measurement Algorithm**

- 1 Find the average period, tCK(avg) for cycle 1-202.
- 2 Find the maximum low pulse width,  $PW_{MAX}(s)$  for cycle 1-202.
- **3** Find the minimum low pulse width,  $PW_{MIN}(s)$  for cycle 1-202.
- 4 Calculate  $PW_{MAX}(tCK) = PW_{MAX}(s)/tCK(avg)$ .
- $\textbf{5} \quad Calculate \ PW_{MIN}(tCK) = PW_{MIN}(s)/tCK(avg).$
- $\boldsymbol{6}$  Check  $PW_{MAX}(tCK)$  and  $PW_{MIN}(tCK)$  for the worst case values.
- 7 Compare the test result to the compliance test limit.

# Half Period Jitter - tJIT(duty) - Test

The Half Period Jitter tJIT(duty) can be divided into tJIT(CH) Jitter Average HIGH and tJIT(LH) Jitter Average Low. The tJIT(CH) Jitter Average HIGH Measurement measures between a positive pulse width of a cycle in the waveform, and the average positive pulse width of all cycles in a 200 consecutive cycle window. tJIT(LH) Jitter Average Low Measurement measures between a negative pulse width of a cycle in the waveform and the average negative pulse width of all cycles in a 200 consecutive cycle window.

# **Signals of Interest**

Mode Supported: DDR2, LPDDR2

Signal cycle of interest: READ or WRITE

Signal(s) of Interest:

- · Clock Signal
- Signals required to perform the test on the oscilloscope:
- Pin Under Test, PUT any signal of interest, as defined above

 Table 20
 Specific Note 35

Parameter	Symbol	DDR2-	DDR2-667		DDR2-800		Notes
		Min	Max	Min	Max		
Duty cycle jitter	tJIT(duty)	-125	125	-100	100	ps	35

Table 21 Specific Note 30

Parameter	Symbol	DDR2-	1066	Units	Notes
		Min	Max		
Duty cycle jitter	tJIT(duty)	-75	75	ps	30

 Table 22
 Table 103 - LPDDR2 AC Timing Table

Parameter	Symbol	min	min					LPI	DDR2					Unit
		max	t <sub>CK</sub>	1066	933	800	667	533	466 <sup>*5</sup>	400	333	266 <sup>*5</sup>	200*5	
Max. Frequency <sup>*4</sup>		~		533	466	400	333	266	233	200	166	133	100	MHz
	Clock Timing													
Duty cycle jitter (with allowed	t <sub>JIT</sub> (duty), allowed	min		mi	$\begin{array}{l} \text{min}((t_{CH}(abs), min - t_{CH}(avg), min), \ (t_{CL}(abs), min - t_{CL}(avg), min)) \ ^* \\ \\ t_{CK}(avg) \end{array}$									ps
jitter)		max		max	$\max((t_{CH}(abs), max - t_{CH}(avg), max), (t_{CL}(abs), max - t_{CL}(avg), max)) * \\ t_{CK}(avg)$									

#### **Test References**

See Specific Note 35 in the *JEDEC Standard JESD79-2E*, Specific Note 30 in the *JESD208*, and Table 103 in the *JESD209-2B*.

#### **Pass Condition**

The tJIT(duty) measurement value should be within the conformance limits as specified in the JEDEC specification.

# **Measurement Algorithm**

Example input test signal: Frequency: 1 KHz, Number of cycles acquired: 202.

#### tJIT(CH)

- 1 This measurement measures the difference between every high pulse width inside a 200 cycle window with the average of the whole window.
- **2** Calculate the average for high pulse widths 1 to 200.
- **3** Measure the difference between high pulse width #1 with the average and save the answer as a measurement result.
- **4** Measure the difference between high pulse width #2 with the average and save the answer as a measurement result.
- **5** Continue the same procedures until the comparison for high pulse width #200 with the average is completed. By now, 200 measurement results are generated.
- 6 Slide the window by one and measure the average of 2-201.
- 7 Compare high pulse width #2 with the new average. Continue the comparison for high pulse width #3, #4, ... #200, #201. By now, 200 more measurement results are added, with the total of 400 values.
- **8** Slide the window by one and measure the average of 3-202.
- **9** Compare high pulse width #3 with the new average. Continue the comparison for high pulse width #4, #5, ... #201, #202. By now, 200 more measurement results are added, with the total of 600 values.
- **10** Check these 600 results for the smallest and largest values (worst cases values).
- 11 Compare the test results against the compliance test limits.

#### tJIT(LH)

1 This measurement is similar to tJIT(CH) above except, instead of using high pulse widths, it uses LOW pulse widths for testing comparison.

# Average Clock Period - tCK(avg) - Test

This test is applicable to the Rising Edge Measurement as well as the Falling Edge Measurement. tCK(avg) is average clock period within 200 consecutive cycle window. The tCK(avg) Rising Edge Measurement measures the period from the rising edge of a cycle to the next rising edge within the waveform window. The tCK(avg) Falling Edge Measurements measures from the falling edge to the falling edge.

## **Signals of Interest**

Mode Supported: DDR2, LPDDR2

Signal cycle of interest: READ or WRITE

Signal(s) of Interest:

- Clock Signal
- Signals required to perform the test on the oscilloscope:
- Pin Under Test, PUT any signal of interest, as defined above

 Table 23
 Timing Parameters by Speed Grade (DDR2-667 and DDR2-800)

Parameter	Symbol	DDR2-	-667	DDR2-800			Specific
		Min Max		Min	Max		Notes
Average clock period	tCK(avg)	3000	8000	2500	8000	ps	35,36

**Table 24** Timing Parameters by Speed Grade (DDR2-1066)

Parameter	Symbol	DDR2-1066			Specific	
		Min Max			Notes	
Average clock period	tCK(avg)	1875	7500	ps	30,31	

Table 25 Table 103 - LPDDR2 AC Timing Table

Parameter	Symbol	min	min					LPD	DR2					Unit
		max	t <sub>CK</sub>	1066	933	800	667	533	466 <sup>*5</sup>	400	333	266 <sup>*5</sup>	200*5	
Max. Frequency <sup>*4</sup>		~		533	466	400	333	266	233	200	166	133	100	MHz
Clock Timing														
Average Clock	t <sub>CK</sub> (avg)	min		1.875	2.15	2.5	3	3.75	4.3	5	6	7.5	10	
Period		max			100									ns

#### **Test References**

See Table 42 - Timing Parameters by Speed Grade (DDR2-667 and DDR2-800) in the *JEDEC Standard JESD79-2E*, Table 41 - Timing Parameters by Speed Grade (DDR2-1066) in the *JESD208*, and Table 103 in the *JESD209-2B*.

#### **Pass Condition**

The tCK(avg) measurement value should be within the conformance limits as specified in the JEDEC specification.

# **Measurement Algorithm**

Example input test signal: Frequency: 1 KHz, Number of cycles acquired: 202.

- 1 This measurement measures a sliding "window" of 200 cycles.
- **2** Calculate the average period value for periods 1-200. By now, one measurement result is generated.
- **3** Calculate the average period value for periods 2-201. By now, one measurement result is generated, with the total of two measurement results.
- **4** Calculate the average period value for periods 3-202. By now, one measurement result is generated, with the total of three measurement results.
- **5** Check the results for the smallest and largest values (worst case values).
- 6 Compare the test results against the compliance test limits.

# Absolute Clock Period - tCK(abs) - Test

This test is applicable to the Rising Edge Measurement as well as the Falling Edge Measurement. tCK(abs) is absolute clock period within 202 consecutive cycle window. The tCK(abs) Rising Edge Measurement measures the period from the rising edge of a cycle to the next rising edge within the waveform window. The tCK(abs) Falling Edge Measurements measures from the falling edge to the falling edge.

#### **Signals of Interest**

Mode Supported: LPDDR2 only

Signal cycle of interest: READ or WRITE

Signal(s) of Interest:

- Clock Signal
- Signals required to perform the test on the oscilloscope:
- Pin Under Test, PUT any signal of interest, as defined above

## **Test Definition Notes from the Specification**

 Table 26
 Table 103 - LPDDR2 AC Timing Table

Parameter	Symbol	min	min					LPI	DDR2					Unit
		max	t <sub>CK</sub> 1	1066	933	800	667	533	466 <sup>*5</sup>	400	333	266 <sup>*5</sup>	200 <sup>*5</sup>	
Max. Frequency*4		~		533	466	400	333	266	233	200	166	133	100	MHz
					Clock Timing									
Absolute Clock Period	t <sub>CK</sub> (abs)	min			t <sub>CK</sub> (avg),min + t <sub>JIT</sub> (per),min						ps			

#### **Test References**

See Table 103 in the JESD209-2B.


#### **Pass Condition**

The tCK(abs) measurement value should be within the conformance limits as specified in the JEDEC specification.

# **Measurement Algorithm**

Example input test signal: Frequency: 1 KHz, Number of cycles acquired: 202.

- 1 Find the maximum period value for period 1-202.
- 2 Find the minimum period value for period 1-202.
- **3** Check these two results for the worst case values.
- **4** Compare the test result against the compliance test limit.



# Single-Ended Signals Input/Output Parameters Tests


```
Probing for Single-Ended Signals Input/Output Parameters Tests 83
VIH(AC) Test for DQ, DM 86
VIH(AC) Test for DQS 88
VIH(AC) Test for Address, Control 90
VIH(DC) Test for DQ, DM 92
VIH(DC) Test for DQS 94
VIH(DC) Test for Address, Control 96
VIL(AC) Test for DQ, DM 98
VIL(AC) Test for DQS 100
VIL(AC) Test for Address, Control 102
VIL(DC) Test for DQ, DM 104
VIL(DC) Test for DQS 106
VIL(DC) Test for Address, Control 108
SlewR Test for DQ, DM, DQS 110
SlewR Test for Address, Control, Clock 112
SlewF Test for DQ, DM, DQS 114
SlewF Test for Address, Control, Clock 116
SlewF Test for Address, Control, Clock 116
SRQseR(40ohm) Test 118
SRQseF(40ohm) Test 120
SRQseR(60ohm) Test 122
SRQseF(60ohm) Test 124
VOH(AC) Test 126
VOH(DC) Test 128
VOL(AC) Test 130
VOL(DC) Test 132
```

#### 4 Single-Ended Signals Input/Output Parameters Tests

This section provides the Methods of Implementation (MOIs) for Single-Ended Signals Input/Output tests using an Agilent Infiniium oscilloscope, recommended InfiniiMax 116xA or 113xA probe amplifiers, differential solder-in probe head and the DDR2(+LP) Compliance Test Application.

# **Probing for Single-Ended Signals Input/Output Parameters Tests**

When performing the Single-Ended Signals Input/Output Parameters tests, the DDR2(+LP) Compliance Test Application will prompt you to make the proper connections. The connection for the Single-Ended Signals Input/Output Parameters tests may look similar to the following diagram. Refer to the Connection tab in DDR2(+LP) Electrical Performance Compliance application for the exact number of probe connections.



**Figure 4** Probing for Single-Ended Signals Input/Output Parameters Tests with Two Probes

You can use any of the oscilloscope channels as Pin Under Test (PUT) source channel. You can identify the channels used for each signal in the Configuration tab of the DDR2(+LP) Compliance Test Application. (The channels shown in Figure 4 are just examples).

For more information on the probe amplifiers and differential probe heads, see Chapter 20, "InfiniiMax Probing," starting on page 503.

#### **Test Procedure**

- 1 Start the automated test application as described in "Starting the DDR2(+LP) Compliance Test Application" on page 43.
- **2** Ensure that the RAM reliability test software is running on the computer system where the DDR2/LPDDR2 Device Under Test (DUT) is attached. This software will perform a test on all unused RAM on the system by producing a repetitive burst of read-write data signals to the DDR2 memory.
- **3** Connect the differential solder-in probe head to the PUTs on the DDR2/LPDDR2 devices.
- 4 Connect the oscilloscope probes to any channels of the oscilloscope.
- 5 In the DDR2(+LP) Test application, click the Set Up tab.
- 6 Select the Speed Grade options. For the Single-Ended Signals Input Parameters Tests, you can select any DDR2 speed grade within the selection. For Single-Ended Signals Output Parameter Tests, you can select any LPDDR2 speed grade by checking the Low Power box to display the LPDDR2 speed grades.
- 7 Type in or select the Device Identifier as well as User Description from the drop-down list. Enter your comments in the Comments text box.
- **8** Click the Select Tests tab and check the tests you want to run. Check the parent node or group to check all the available tests within the group.




Figure 5 Selecting Single-Ended Signals Input Parameters Tests

**9** Follow the DDR2(+LP) Test application's task flow to set up the configuration options, run the tests and view the tests results.

# V<sub>IH(AC)</sub> Test for DQ, DM

V<sub>IH(AC)</sub> - Maximum AC Input Logic HIGH for DQ, DM.

The purpose of this test is to verify that voltage level of test signal at tDS (DM and DQ input setup time in JEDEC specification) before DQS midpoint is greater than the conformance lower limits of the  $V_{\rm IH(AC)}$  value specified in the JEDEC specification.

The value of  $_{VREF}$  which directly affects the conformance lower limit is set to 0.9V. User may choose to use the UDL (User Defined Limit) feature in the application to perform this test against a customized test limit set based on different values of  $V_{REF}$ 

The value of  $V_{PEAK}$  which directly affects the conformance upper limit is set to 0.5V. User may choose to use the UDL (User Defined Limit) feature in the application to perform this test against a customized test limit set based on different values of  $V_{PEAK}$ .

The value of  $V_{DDQ}$  which directly affects the conformance upper limit is set to 1.8V. User may choose to use the UDL (User Defined Limit) feature in the application to perform this test against a customized test limit set based on different values of  $V_{DDQ}$ .

# Signals of Interest

Mode Supported: **DDR2 only** 

Signal cycle of interest: WRITE

Require Read/Write separation: Yes

Signal(s) of Interest:

Data Signals (supported by Data Strobe Signals) OR

• Data Mask Signals (supported by Data Strobe Signals)

Required Signals that are needed to perform this test on oscilloscope:

- Pin Under Test, PUT = any of the signal of interest defined above.
- Supporting Pin = Data Strobe Signals

Table 27 Input AC Logic Level

Symbol	Parameter	DDR2-400,	DDR2-533	DDR2-667	Units	Notes	
		Min	Max	Min	Max		
V <sub>IH(AC)</sub>	AC input logic HIGH	V <sub>REF</sub> + 0.250	V <sub>DDQ</sub> + V <sub>PEAK</sub>	V <sub>REF</sub> + 0.200	V <sub>DDQ</sub> + V <sub>PEAK</sub>	V	1

Table 28 Input AC Logic Level (DDR2-1066)

Symbol	Parameter	DDR2-	1066	Units	Notes
		Min Max			
V <sub>IH(AC)</sub>	AC input logic HIGH	V <sub>REF</sub> + 0.200	-	V	-

#### **Test References**

See Table 20 - Input AC Logic Level in the *JEDEC Standard JESD79-2E* and Table 20 - Input AC Logic Level in the *JESD208*.

#### **PASS Condition**

The voltage level at at tDS (DM and DQ input setup time in JEDEC specification) before DQS midpoint for the high level voltage shall be greater than or equal to the minimum  $V_{IH(AC)}$  value.

- 1 Acquire and split read and write bursts of the acquired signal.
- 2 Take the first valid WRITE burst found.
- ${\bf 3}~{\rm Find}$  all valid rising DQ crossings that cross  $V_{IH(AC)}$  in the burst.
- **4** For all DQ crossings found, locate all the following DQS crossings that cross 0V.
- 5 Calculate the time where the test result is taken. Calculation is expressed as:  $T_{TESTRESULT} = T_{DQS\ MIDPOINT}$  tDS. (tDS DM and DQ input setup time in JEDEC specification which is due to speed grade.)
- **6** Take voltage level of DQ signal at  $T_{\mbox{\scriptsize TESTRESULT}}$  as the test result for  $V_{\mbox{\scriptsize IH(AC)}}.$
- 7 Collect all V<sub>IH(AC)</sub>.
- 8 Determine the worst result from the set of  $V_{\rm IH(AC)}$  measured.

# $V_{IH(AC)}$ Test for DQS

V<sub>IH(AC)</sub> - Maximum AC Input Logic HIGH for DQS.

The purpose of this test is to verify that the high level voltage value of the test signal within a valid sampling window is greater than the conformance lower limits of the  $V_{\rm IH(AC)}$  value specified in the JEDEC specification.

The value of  $V_{\rm REF}$  which directly affects the conformance lower limit is set to 0.9V for the compliance limit set used. User may choose to use the UDL (User Defined Limit) feature in the application to perform this test against a customized test limit set based on different values of  $V_{\rm REF}$ 

The value of  $V_{PEAK}$  which directly affects the conformance upper limit is set to 0.5V for the compliance limit set used. User may choose to use the UDL (User Defined Limit) feature in the application to perform this test against a customized test limit set based on different values of  $V_{PEAK}$ .

The value of  $V_{DDQ}$  which directly affects the conformance upper limit is set to 1.8V for the compliance limit set used. User may choose to use the UDL (User Defined Limit) feature in the application to perform this test against a customized test limit set based on different values of  $V_{DDQ}$ .

# Signals of Interest

Mode Supported: **DDR2 only** 

Signal cycle of interest: WRITE

Require Read/Write separation: Yes

Signal(s) of Interest:

Data Strobe Signals (supported by Data Signals)

Required Signals that are needed to perform this test on oscilloscope:

- Pin Under Test, PUT = Data Strobe Signals
- Supporting Pin = Data Signals

Table 29 Input AC Logic Level

Symbol	Parameter	DDR2-400,	DDR2-533	DDR2-667,	Units	Notes	
		Min	Max	Min	Max		
V <sub>IH(AC)</sub>	AC input logic HIGH	V <sub>REF</sub> + 0.250	V <sub>DDQ</sub> + V <sub>PEAK</sub>	V <sub>REF</sub> + 0.200	V <sub>DDQ</sub> + V <sub>PEAK</sub>	٧	1

Table 30 Input AC Logic Level (DDR2-1066)

Symbol	Parameter	DDR2-	1066	Units	Notes
		Min Max			
V <sub>IH(AC)</sub>	AC input logic HIGH	V <sub>REF</sub> + 0.200	-	V	-

#### **Test References**

See Table 20 - Input AC Logic Level in the *JEDEC Standard JESD79-2E* and Table 20 - Input AC Logic Level in the *JESD208*.

#### **PASS Condition**

The high level voltage of DQS shall be greater than or equal to the minimum  $V_{IH(AC)}$  value.

- 1 Acquire and split read and write bursts of the acquired signal. (See notes on DDR read/write separation.)
- 2 Take the first valid WRITE burst found.
- **3** Find all valid Strobe positive pulses in the burst. A valid Strobe positive pulse starts at Vref crossing at valid Strobe rising edge (See notes on threshold) and end at Vref crossing at following valid Strobe falling edge (See notes on threshold).
- 4 For valid Strobe positive pulse #1, zoom on the pulse so that it appears on the oscilloscope main screen and perform a VTOP measurement. Take result from the VTOP measurement as  $V_{\rm IH(AC)}$  value.
- **5** Continue the previous step with the rest of found valid Strobe positive pulse in the burst.
- **6** Determine the worst result from the set of  $V_{IH(AC)}$  measured.

# V<sub>IH(AC)</sub> Test for Address, Control

V<sub>IH(AC)</sub> - Maximum AC Input Logic HIGH for Address, Control.

The purpose of this test is to verify that the mode of histogram of the high level voltage value of the test signal within a valid sampling window is greater than the conformance lower limits of the  $V_{\rm IH(AC)}$  value specified in the JEDEC specification.

The value of  $V_{\rm REF}$  which directly affects the conformance lower limit is set to 0.9V for the compliance limit set used. User may choose to use the UDL (User Defined Limit) feature in the application to perform this test against a customized test limit set based on different values of  $V_{\rm REF}$ 

The value of  $V_{PEAK}$  which directly affects the conformance upper limit is set to 0.5V for the compliance limit set used. User may choose to use the UDL (User Defined Limit) feature in the application to perform this test against a customized test limit set based on different values of  $V_{PEAK}$ .

The value of  $V_{\rm DDQ}$  which directly affects the conformance upper limit is set to 1.8V for the compliance limit set used. User may choose to use the UDL (User Defined Limit) feature in the application to perform this test against a customized test limit set based on different values of  $V_{\rm DDQ}$ .

# Signals of Interest

Mode Supported: **DDR2 only** 

Signal cycle of interest: WRITE

Require Read/Write separation: No

Signal(s) of Interest:

- Address Signals OR
- Control Signals OR
- Clock Signals

Required Signals that are needed to perform this test on oscilloscope:

Pin Under Test, PUT = any of the signal of interest defined above.

Table 31 Input AC Logic Level

Symbol	Parameter	DDR2-400,	DDR2-533	DDR2-667	Units	Notes	
		Min	Max	Min	Max		
V <sub>IH(AC)</sub>	AC input logic HIGH	V <sub>REF</sub> + 0.250	V <sub>DDQ</sub> + V <sub>PEAK</sub>	V <sub>REF</sub> + 0.200	V <sub>DDQ</sub> + V <sub>PEAK</sub>	V	1

Table 32 Input AC Logic Level (DDR2-1066)

Symbol	Parameter	DDR2-	1066	Units	Notes
		Min	Max		
V <sub>IH(AC)</sub>	AC input logic HIGH	V <sub>REF</sub> + 0.200	-	V	-

#### **Test References**

See Table 20 - Input AC Logic Level in the *JEDEC Standard JESD79-2E* and Table 20 - Input AC Logic Level in the *JESD208*.

#### **PASS Condition**

The mode value for the high level voltage shall be greater than or equal to the minimum  $V_{\rm IH(AC)}$  value.

- 1 Sample/acquire signal data.
- 2 Find all valid positive pulses. A valid positive pulse starts at  $V_{REF}$  crossing at valid rising edge and end at  $V_{REF}$  crossing at the following valid falling edge (See notes on threshold).
- 3 Zoom in on the first valid positive pulse and perform VTOP measurement. Take the VTOP measurement results as  $V_{\rm IH(AC)}$  value.
- **4** Continue the previous step with another 9 valid positive pulses that were found in the burst.
- **5** Determine the worst result from the set of  $V_{IH(AC)}$  measured.

# $V_{IH(DC)}$ Test for DQ, DM

V<sub>IH(DC)</sub> - Minimum DC Input Logic HIGH for DQ, DM.

The purpose of this test is to verify that the min of histogram of the high level voltage value of the test signal within a valid sampling window is within the conformance limits of the  $V_{\rm IH(DC)}$  value specified in the JEDEC specification.

The value of  $V_{REF}$  which directly affects the conformance lower limit is set to 0.9V for the compliance limit set used. User may choose to use the UDL (User Defined Limit) feature in the application to perform this test against a customized test limit set based on different values of  $V_{REF}$ .

The value of  $V_{\rm DDQ}$  which directly affects the conformance upper limit is set to 1.8V for the compliance limit set used. User may choose to use the UDL (User Defined Limit) feature in the application to perform this test against a customized test limit set based on different values of  $V_{\rm DDQ}$ .

## Signals of Interest

Mode Supported: DDR2 only

Signal cycle of interest: WRITE

Require Read/Write separation: Yes

Signal(s) of Interest:

Data Signals (supported by Data Strobe Signals) OR

• Data Mask Signals (supported by Data Strobe Signals)

Required Signals that are needed to perform this test on oscilloscope:

- Pin Under Test, PUT = any of the signal of interest defined above.
- Supporting Pin = Data Strobe Signals

Table 33 Input DC Logic Level

Symbol	Parameter	Min	Max	Units	Notes
V <sub>IH(DC)</sub>	DC input logic HIGH	V <sub>REF</sub> + 0.125	V <sub>DDQ</sub> + 0.3	V	-

Table 34 Input DC Logic Level (DDR2-1066)

Symbol	Parameter	Min	Max	Units	Notes
V <sub>IH(DC)</sub>	DC input logic HIGH	V <sub>REF</sub> + 0.125	V <sub>DDQ</sub> + 0.3	V	-

#### **Test References**

See Table 19 - Input DC Logic Level, in the *JEDEC Standard JESD79-2E* and Table 19 - Input DC Logic Level in the *JESD208*.

#### **PASS Condition**

The minimum value of test signal from tDS before DQS midpoint to tDH after DQS midpoint for the high level voltage shall be greater than or equal to the minimum  $V_{\rm IH(DC)}$  value.

- 1 Acquire and split read and write burst of the acquired signal.
- 2 Take the first valid WRITE burst found.
- $3\,$  Find all valid rising DQ crossings that cross  $V_{IH(AC)}$  in the burst.
- 4 For all DQ crossings found, locate all the following DQS crossings that cross midpoint. (0V for differential DQS and  $V_{\rm REF}$  for single ended DQS)
- **5** Set up histogram function settings:
  - Ax: X-time position where tDS (DM and DQ input setup time in JEDEC specification) before DQS crossing midpoint.
  - Bx: X-time position where tDH (DM and DQ input hold time in JEDEC specification) after DQS crossing midpoint.
  - By: Y-position at VREF voltage level.
  - Ay: Top of the displaying window just to make sure it covers the maximum level of the respective signal.
- 6 Take histogram 'Min' value as the test result for V<sub>IH(DC)</sub>.
- 7 Collect all V<sub>IH(DC)</sub>.
- 8 Determine the worst result from the set of  $V_{\rm IH(DC)}$  measured.

# V<sub>IH(DC)</sub> Test for DQS

V<sub>IH(DC)</sub> - Minimum DC Input Logic HIGH for DQS.

The purpose of this test is to verify that the high level voltage value of the test signal within a valid sampling window is greater than the conformance lower limits of the  $V_{\rm IH(DC)}$  value specified in the JEDEC specification.

The value of  $V_{REF}$  which directly affects the conformance lower limit is set to 0.9V for the compliance limit set used. User may choose to use the UDL (User Defined Limit) feature in the application to perform this test against a customized test limit set based on different values of  $V_{REF}$ .

The value of  $V_{\rm DDQ}$  which directly affects the conformance upper limit is set to 1.8V for the compliance limit set used. User may choose to use the UDL (User Defined Limit) feature in the application to perform this test against a customized test limit set based on different values of  $V_{\rm DDQ}$ .

# Signals of Interest

Mode Supported: DDR2 only

Signal cycle of interest: WRITE

Require Read/Write separation: Yes

Signal(s) of Interest:

Data Strobe Signals (supported by Data Signals)

Required Signals that are needed to perform this test on oscilloscope:

- Pin Under Test, PUT = Data Strobe Signals
- Supporting Pin = Data Signals

Table 35 Input DC Logic Level

Symbol	Parameter	Min	Max	Units	Notes
V <sub>IH(DC)</sub>	DC input logic HIGH	V <sub>REF</sub> + 0.125	V <sub>DDQ</sub> + 0.3	V	-

Table 36 Input DC Logic Level (DDR2-1066)

Symbol	Parameter	Min	Max	Units	Notes
V <sub>IH(DC)</sub>	DC input logic HIGH	V <sub>REF</sub> + 0.125	V <sub>DDQ</sub> + 0.3	V	-

#### **Test References**

See Table 19 - Input DC Logic Level, in the *JEDEC Standard JESD79-2E* and Table 19 - Input DC Logic Level in the *JESD208*.

#### **PASS Condition**

The high level voltage of DQS shall be greater than or equal to the minimum  $V_{\rm IH(DC)}$  value.

- 1 Acquire and split read and write burst of the acquired signal. (See notes on DDR read/write separation)
- 2 Take the first valid WRITE burst found.
- **3** Find all valid Strobe positive pulse in the said burst. A valid Strobe positive pulse starts at Vref crossing at valid Strobe rising edge (See notes on threshold) and end at Vref crossing at following valid Strobe falling edge (See notes on threshold).
- 4 For valid Strobe positive pulse #1, zoom on the pulse so that it appears on oscilloscope main screen and perform  $V_{TOP}$  measurement. Take result from  $V_{TOP}$  measurement as VIH(DC)value.
- **5** Continue previous step with the rest of found valid Strobe positive pulse in the said burst.
- $\boldsymbol{6}$  Determine the worst result from the set of  $V_{\rm IH(DC)}$  measured.

# **V**<sub>IH(DC)</sub> Test for Address, Control

V<sub>IH(DC)</sub> - Minimum DC Input Logic HIGH for Address, Control.

The purpose of this test is to verify that the mode of histogram of the high level voltage value of the test signal within a valid sampling window is within the conformance limits of the  $V_{\rm IH(DC)}$  value specified in the JEDEC specification.

The value of  $V_{REF}$  which directly affects the conformance lower limit is set to 0.9V for the compliance limit set used. User may choose to use the UDL (User Defined Limit) feature in the application to perform this test against a customized test limit set based on different values of  $V_{REF}$ .

The value of  $V_{\rm DDQ}$  which directly affects the conformance upper limit is set to 1.8V for the compliance limit set used. User may choose to use the UDL (User Defined Limit) feature in the application to perform this test against a customized test limit set based on different values of  $V_{\rm DDQ}$ .

## Signals of Interest

Mode Supported: DDR2 only

Signal cycle of interest: WRITE

Require Read/Write separation: No

Signal(s) of Interest:

- Address Signals OR
- Control Signals OR
- · Clock Signals

Required Signals that are needed to perform this test on oscilloscope:

• Pin Under Test, PUT = any of the signal of interest defined above.

Table 37 Input DC Logic Level

Symbol	Parameter	Min	Max	Units	Notes
V <sub>IH(DC)</sub>	DC input logic HIGH	V <sub>REF</sub> + 0.125	V <sub>DDQ</sub> + 0.3	V	-

Table 38 Input DC Logic Level (DDR2-1066)

Symbol	Parameter	Min	Max	Units	Notes
V <sub>IH(DC)</sub>	DC input logic HIGH	V <sub>REF</sub> + 0.125	V <sub>DDQ</sub> + 0.3	V	-

#### **Test References**

See Table 19 - Input DC Logic Level, in the *JEDEC Standard JESD79-2E* and Table 19 - Input DC Logic Level in the *JESD208*.

#### **PASS Condition**

The mode value for the high level voltage shall be greater than or equal to the minimum  $V_{\rm IH(DC)}$  value.

- 1 Sample/acquire signal data.
- 2 Find all valid positive pulses. A valid positive pulse starts at  $V_{REF}$  crossing at a valid rising edge and ends at  $V_{REF}$  crossing at the following valid falling edge (See notes on threshold).
- 3 Zoom in on the first valid positive pulse and perform VTOP measurement. Take the VTOP measurement results as  $V_{\rm IH(DC)}$  value.
- **4** Continue the previous step with another 9 valid positive pulses that were found in the burst.
- **5** Determine the worst result from the set of  $V_{\rm IH(DC)}$  measured.

# V<sub>IL(AC)</sub> Test for DQ, DM

V<sub>IL(AC)</sub> - Minimum AC Input Logic Low for DQ, DM.

The purpose of this test is to verify that voltage level of test signal at tDS (DM and DQ input setup time in JEDEC specification) before DQS midpoint is lower than the conformance maximum limits of the  $V_{\rm IL(AC)}$  value specified in the JEDEC specification.

The value of  $V_{\rm REF}$  which directly affects the conformance lower limit is set to 0.9V for the compliance limit set used. User may choose to use the UDL (User Defined Limit) feature in the application to perform this test against a customized test limit set based on different values of  $V_{\rm REF}$ 

The value of  $V_{PEAK}$  which directly affects the conformance upper limit is set to 0.5V for the compliance limit set used. User may choose to use the UDL (User Defined Limit) feature in the application to perform this test against a customized test limit set based on different values of  $V_{PEAK}$ .

The value of  $V_{\rm DDQ}$  which directly affects the conformance upper limit is set to 1.8V for the compliance limit set used. User may choose to use the UDL (User Defined Limit) feature in the application to perform this test against a customized test limit set based on different values of  $V_{\rm DDQ}$ .

The value of  $V_{\rm SSQ}$  which directly affects the conformance upper limit is set to 0V for the compliance limit set used. User may choose to use the UDL (User Defined Limit) feature in the application to perform this test against a customized test limit set based on different values of  $V_{\rm SSO}$ .

# **Signals of Interest**

Mode Supported: DDR2 only

Signal cycle of interest: WRITE

Require Read/Write separation: Yes

Signal(s) of Interest:

- Data Signals (supported by Data Strobe Signals) OR
- Data Mask Signals (supported by Data Strobe Signals)

Required Signals that are needed to perform this test on oscilloscope:

- Pin Under Test, PUT = any of the signal of interest defined above.
- Supporting Pin = Data Strobe Signals

Table 39 Input AC Logic Level

Symbol	Parameter	DDR2-400, DDR2-533		DDR2-667,	Units	Notes	
		Min	Max	Min	Мах		
V <sub>IL(AC)</sub>	AC input logic LOW	V <sub>SSQ</sub> - V <sub>PEAK</sub>	V <sub>REF</sub> - 0.250	V <sub>SSQ</sub> - V <sub>PEAK</sub>	V <sub>REF</sub> - 0.200	V	1

Table 40 Input AC Logic Level (DDR2-1066)

Symbol	Parameter	DDR2-1066		Units	Notes
		Min	Max		
V <sub>IL(AC)</sub>	AC input logic LOW	-	V <sub>REF</sub> - 0.200	V	-

#### **Test References**

See Table 20 - Input AC Logic Level, in the *JEDEC Standard JESD79-2E* and Table 20 - Input AC Logic Level in the *JESD208*.

#### **PASS Condition**

The voltage level at tDS (DM and DQ input setup time in JEDEC specification) before DQS midpoint for the low level voltage shall be less than or equal to the maximum  $V_{\rm IL(AC)}$  value.

- 1 Acquire and split read and write burst of the acquired signal.
- 2 Take the first valid WRITE burst found.
- 3 Find all valid falling DQ crossings that cross  $V_{\rm IL(AC)}$  in the burst.
- 4 For all DQ crossings found, locate all the following DQS crossings that cross Midpoint. (0V for differential DQS and  $V_{\rm REF}$  for single ended DQS)
- 5 Calculate the time where the test result is taken. Calculation is expressed as  $T_{TESTRESULT} = T_{DQS\ MIDPOINT}$  tDS. (tDS DM and DQ input setup time in JEDEC specification which is due to speed grade.)
- **6** Take voltage level of DQ signal at  $T_{\rm TESTRESULT}$  as the test result for  $V_{\rm IL(AC)}.$
- 7 Collect all V<sub>IL(AC)</sub>.
- 8 Determine the worst result from the set of  $V_{\rm IL(AC)}$  measured.

# V<sub>IL(AC)</sub> Test for DQS

V<sub>IL(AC)</sub> - Minimum AC Input Logic Low for DQS.

The purpose of this test is to verify that the low level voltage value of the test signal within a valid sampling window is lower than the conformance maximum limits of the  $V_{\rm IL(AC)}$  value specified in the JEDEC specification.

The value of  $V_{\rm REF}$  which directly affects the conformance lower limit is set to 0.9V for the compliance limit set used. User may choose to use the UDL (User Defined Limit) feature in the application to perform this test against a customized test limit set based on different values of  $V_{\rm REF}$ .

The value of  $V_{PEAK}$  which directly affects the conformance upper limit is set to 0.5V for the compliance limit set used. User may choose to use the UDL (User Defined Limit) feature in the application to perform this test against a customized test limit set based on different values of  $V_{PEAK}$ .

The value of  $V_{DDQ}$  which directly affects the conformance upper limit is set to 1.8V for the compliance limit set used. User may choose to use the UDL (User Defined Limit) feature in the application to perform this test against a customized test limit set based on different values of  $V_{DDQ}$ .

The value of  $V_{\rm SSQ}$  which directly affects the conformance upper limit is set to 0V for the compliance limit set used. User may choose to use the UDL (User Defined Limit) feature in the application to perform this test against a customized test limit set based on different values of  $V_{\rm SSQ}$ .

# **Signals of Interest**

Mode Supported: DDR2 only

Signal cycle of interest: WRITE

Require Read/Write separation: Yes

Signal(s) of Interest:

• Data Strobe Signals (supported by Data Signals)

Required Signals that are needed to perform this test on oscilloscope:

- Pin Under Test, PUT = Data Strobe Signals
- Supporting Pin = Data Signals

100

Table 41 Input AC Logic Level

Symbol	Parameter	DDR2-400, DDR2-533		DDR2-667,	Units	Notes	
		Min	Max	Min	Max		
V <sub>IL(AC)</sub>	AC input logic LOW	V <sub>SSQ</sub> - V <sub>PEAK</sub>	V <sub>REF</sub> - 0.250	V <sub>SSQ</sub> - V <sub>PEAK</sub>	V <sub>REF</sub> - 0.200	V	1

Table 42 Input AC Logic Level (DDR2-1066)

Symbol	Parameter	DDR2-1066		Units	Notes
		Min	Max		
V <sub>IL(AC)</sub>	AC input logic LOW	-	V <sub>REF</sub> - 0.200	V	-

#### **Test References**

See Table 20 - Input AC Logic Level, in the *JEDEC Standard JESD79-2E* and Table 20 - Input AC Logic Level in the *JESD208*.

#### **PASS Condition**

The low level voltage of DQS shall be less than or equal to the maximum  $V_{\rm IL(AC)}$  value.

- 1 Acquire and split read and write burst of the acquired signal. (See notes on DDR read/write separation)
- 2 Take the first valid WRITE burst found.
- **3** Find all valid Strobe negative pulse in the said burst. A valid Strobe negative pulse starts at Vref crossing at valid Strobe falling edge (See notes on threshold) and end at Vref crossing at following valid Strobe rising edge (See notes on threshold).
- 4 For valid Strobe negative pulse #1, zoom on the pulse so that it appears on oscilloscope main screen and perform VBASE measurement. Take result from VBASE measurement as  $V_{\rm IL(AC)}$  value.
- **5** Continue previous step with the rest of found valid Strobe negative pulse in the said burst.
- $\boldsymbol{6}$  Determine the worst result from the set of  $V_{\rm IL(AC)}$  measured.

# $V_{IL(AC)}$ Test for Address, Control

V<sub>IL(AC)</sub> - Minimum AC Input Logic Low Address, Control.

The purpose of this test is to verify that the mode low level voltage value of the histogram for the test signal is lower than the conformance maximum limits of the  $V_{\rm IL(AC)}$  value specified in the JEDEC specification.

The value of  $V_{REF}$  which directly affects the conformance lower limit is set to 0.9V for the compliance limit set used. User may choose to use the UDL (User Defined Limit) feature in the application to perform this test against a customized test limit set based on different values of  $V_{REF}$ .

The value of  $V_{PEAK}$  which directly affects the conformance upper limit is set to 0.5V for the compliance limit set used. User may choose to use the UDL (User Defined Limit) feature in the application to perform this test against a customized test limit set based on different values of  $V_{PEAK}$ .

The value of  $V_{DDQ}$  which directly affects the conformance upper limit is set to 1.8V for the compliance limit set used. User may choose to use the UDL (User Defined Limit) feature in the application to perform this test against a customized test limit set based on different values of  $V_{DDQ}$ .

The value of  $V_{\rm SSQ}$  which directly affects the conformance upper limit is set to 0V for the compliance limit set used. User may choose to use the UDL (User Defined Limit) feature in the application to perform this test against a customized test limit set based on different values of  $V_{\rm SSQ}$ .

# **Signals of Interest**

Mode Supported: DDR2 only

Signal cycle of interest: WRITE

Require Read/Write separation: No

Signal(s) of Interest:

- Address Signals OR
- Control Signals OR
- Clock Signals

Required Signals that are needed to perform this test on oscilloscope:

• Pin Under Test, PUT = any of the signal of interest defined above.

Table 43 Input AC Logic Level

Symbol	Parameter	DDR2-400, DDR2-533		DDR2-667,	Units	Notes	
		Min	Max	Min	Max		
V <sub>IL(AC)</sub>	AC input logic LOW	V <sub>SSQ</sub> - V <sub>PEAK</sub>	V <sub>REF</sub> - 0.250	V <sub>SSQ</sub> - V <sub>PEAK</sub>	V <sub>REF</sub> - 0.200	V	1

Table 44 Input AC Logic Level (DDR2-1066)

Symbol	Parameter	DDR2-1066		Units	Notes
		Min	Max		
V <sub>IL(AC)</sub>	AC input logic LOW	-	V <sub>REF</sub> - 0.200	V	-

#### **Test References**

See Table 20 - Input AC Logic Level, in the *JEDEC Standard JESD79-2E* and Table 20 - Input AC Logic Level in the *JESD208*.

#### **PASS Condition**

The mode value for the histogram for the low level voltage shall be less than or equal to the maximum  $V_{\rm IL(AC)}$  value.

- 1 Sample/acquire signal data.
- 2 Find all valid negative pulses. A valid negative pulse starts at  $V_{REF}$  crossing at a valid falling edge and ends at  $V_{REF}$  crossing at the following rising valid edge (See notes on threshold).
- 3 Zoom in on the first valid negative pulse and perform VBASE measurement. Take the VBASE measurement results as  $V_{IL(AC)}$  value.
- **4** Continue the previous step with another nine valid negative pulses.
- 5 Determine the worst result from the set of  $V_{\rm IL(AC)}$  measured.

# $V_{IL(DC)}$ Test for DQ, DM

V<sub>IL(DC)</sub> - Maximum DC Input Logic Low for DQ, DM.

The purpose of this test is to verify that the max of histogram of the low level voltage value of the test signal within a valid sampling window is within the conformance limits of the  $V_{\rm IL(DC)}$  value specified in the JEDEC specification.

The value of  $V_{REF}$  which directly affects the conformance lower limit is set to 0.9V for the compliance limit set used. User may choose to use the UDL (User Defined Limit) feature in the application to perform this test against a customized test limit set based on different values of  $V_{REF}$ 

# **Signals of Interest**

Mode Supported: DDR2 only

Signal cycle of interest: WRITE

Require Read/Write separation: Yes

Signal(s) of Interest:

- Data Signals (supported by Data Strobe Signals) OR
- Data Mask Signals (supported by Data Strobe Signals)

Required Signals that are needed to perform this test on oscilloscope:

- Pin Under Test, PUT = any of the signal of interest defined above.
- Supporting Pin = Data Strobe Signals

# **Test Definition Notes from the Specification**

Table 45 Input DC Logic Level

Symbol	Parameter	Min	Max	Units	Notes
V <sub>IL(DC)</sub>	DC input logic LOW	-0.3	V <sub>REF</sub> - 0.125	V	-

**Table 46** Input DC Logic Level (DDR2-1066)

Symbol	Parameter	Min	Max	Units	Notes
V <sub>IL(DC)</sub>	DC input logic LOW	-0.3	V <sub>REF</sub> - 0.125	V	-

#### **Test References**

See Table 19 - Input DC Logic Level, in the *JEDEC Standard JESD79-2E* and Table 19 - Input DC Logic Level in the *JESD208*.

#### **PASS Condition**

The maximum value of test signal from tDS before DQS midpoint to tDH after DQS midpoint for the low level voltage shall be less than or equal to the maximum  $V_{\rm IL(DC)}$  value.

- 1 Acquire and split read and write burst of the acquired signal.
- 2 Take the first valid WRITE burst found.
- 3 Find all valid falling DQ crossings that cross  $V_{\rm IL(AC)}$  in the burst.
- **4** For all DQ crossings found, locate all next DQS crossings that cross Midpoint. (0V for differential DQS and  $V_{REF}$  for single ended DQS.)
- **5** Set up histogram function settings:
  - Ax: X-time position where tDS (DM and DQ input setup time in JEDEC specification) before DQS crossing midpoint.
  - Bx: X-time position where tDH (DM and DQ input hold time in JEDEC specification) after DQS crossing midpoint.
  - Ay: Top of the displaying window just to make sure it covers the maximum level of the respective signal.
  - $\bullet$  By: Y-position at  $V_{REF}$  voltage level.
- **6** Take histogram 'Max' value as the test result for  $V_{\rm IL(DC)}$ .
- 7 Collect all  $V_{IL(DC)}$ .
- 8 Determine the worst result from the set of  $V_{\rm IL(DC)}$  measured.

# $V_{IL(DC)}$ Test for DQS

V<sub>IL(DC)</sub> - Maximum DC Input Logic Low for DQS.

The purpose of this test is to verify that the low level voltage value of the test signal within a valid sampling window is lower than the conformance maximum limits of the  $V_{\rm IL(DC)}$  value specified in the JEDEC specification.

The value of  $V_{REF}$  which directly affects the conformance lower limit is set to 0.9V for the compliance limit set used. User may choose to use the UDL (User Defined Limit) feature in the application to perform this test against a customized test limit set based on different values of  $V_{REF}$ 

## **Signals of Interest**

Mode Supported: DDR2 only

Signal cycle of interest: WRITE

Require Read/Write separation: Yes

Signal(s) of Interest:

Data Strobe Signals (supported by Data Signals)

Required Signals that are needed to perform this test on oscilloscope:

- Pin Under Test, PUT = Data Strobe Signals
- Supporting Pin = Data Signals

# **Test Definition Notes from the Specification**

Table 47 Input DC Logic Level

Symbol	Parameter	Min	Max	Units	Notes
V <sub>IL(DC)</sub>	DC input logic LOW	-0.3	V <sub>REF</sub> - 0.125	V	•

Table 48 Input DC Logic Level (DDR2-1066)

Symbol	Parameter	Min	Max	Units	Notes
V <sub>IL(DC)</sub>	DC input logic LOW	-0.3	V <sub>REF</sub> - 0.125	V	-

#### **Test References**

See Table 19 - Input DC Logic Level, in the *JEDEC Standard JESD79-2E* and Table 19 - Input DC Logic Level in the *JESD208*.

#### **PASS Condition**

The low level voltage of DQS shall be less than or equal to the maximum  $V_{\rm IL(DC)}$  value.

- 1 Acquire and split read and write burst of the acquired signal. (See notes on DDR read/write separation)
- 2 Take the first valid WRITE burst found.
- **3** Find all valid Strobe negative pulse in the said burst. A valid Strobe negative pulse starts at Vref crossing at valid Strobe falling edge (See notes on threshold) and end at Vref crossing at following valid Strobe rising edge (See notes on threshold).
- 4 For valid Strobe negative pulse #1, zoom on the pulse so that it appears on oscilloscope main screen and perform VBASE measurement. Take result from VBASE measurement as  $V_{\rm IL(DC)}$  value.
- **5** Continue previous step with the rest of found valid Strobe negative pulse in the burst.
- **6** Determine the worst result from the set of  $V_{\rm IL(DC)}$  measured.

# $V_{IL(DC)}$ Test for Address, Control

V<sub>IL(DC)</sub> - Maximum DC Input Logic Low for Address, Control.

The purpose of this test is to verify that the mode of histogram of the low level voltage value of the test signal within a valid sampling window is within the conformance limits of the  $V_{\rm IL(DC)}$  value specified in the JEDEC specification.

The value of  $V_{REF}$  which directly affects the conformance lower limit is set to 0.9V for the compliance limit set used. User may choose to use the UDL (User Defined Limit) feature in the application to perform this test against a customized test limit set based on different values of  $V_{REF}$ 

# **Signals of Interest**

Mode Supported: DDR2 only

Signal cycle of interest: WRITE

Require Read/Write separation: No

Signal(s) of Interest:

- Address Signals OR
- Control Signals OR
- Clock Signals

Required Signals that are needed to perform this test on oscilloscope:

• Pin Under Test, PUT = any of the signal of interest defined above.

# **Test Definition Notes from the Specification**

Table 49 Input DC Logic Level

Symbol	Parameter	Min	Max	Units	Notes
V <sub>IL(DC)</sub>	DC input logic LOW	-0.3	V <sub>REF</sub> - 0.125	V	-

**Table 50** Input DC Logic Level (DDR2-1066)

Symbol	Parameter	Min	Max	Units	Notes
V <sub>IL(DC)</sub>	DC input logic LOW	-0.3	V <sub>REF</sub> - 0.125	V	-

#### **Test References**

See Table 19 - Input DC Logic Level, in the *JEDEC Standard JESD79-2E* and Table 19 - Input DC Logic Level in the *JESD208*.

The mode value for the histogram for the low level voltage shall be less than or equal to the maximum  $V_{IL(DC)}$  value.

- 1 Sample/acquire signal data.
- **2** Find all valid negative pulses. A valid negative pulse starts at VREF crossing at valid falling edge and end at VREF crossing at the following rising valid edge (See notes on threshold).
- 3 Zoom in on the first valid negative pulse and perform VBASE measurement. Take the VBASE measurement results as  $V_{\rm IL(DC)}$  value.
- 4 Continue the previous step with another nine valid negative pulses.
- **5** Determine the worst result from the set of  $V_{IL(DC)}$  measured.

## Slew<sub>R</sub> Test for DQ, DM, DQS

Slew<sub>R</sub> - Input Signal Minimum Slew Rate (Rising) for DQ, DM, DQS.

The purpose of this test is to verify that the rising slew rate value of the test signal is greater than or equal to the conformance limit of the input SLEW value specified in the JEDEC specification.

## **Signals of Interest**

Mode Supported: DDR2 only

Signal cycle of interest: WRITE

Require Read/Write separation: Yes

Signal(s) of Interest:

Data Signals (supported by Data Strobe Signals) OR

- Data Strobe Signals (supported by Data Signals) OR
- Data Mask Signals (supported by Data Strobe Signals)

Required Signals that are needed to perform this test on oscilloscope:

- Pin Under Test, PUT = any of the signal of interest defined above.
- Supporting Pin = Data Strobe Signals if PUT is DQ,DM. Else Data Signals if PUT is DQS


## **Test Definition Notes from the Specification**

Table 51 AC Input Test Conditions

Symbol	Condition	Value	Units	Notes
SLEW	Input signal minimum slew rate	1.0	V/ns	2, 3

Figure 73 — AC input test signal waveform

JEDEC Standard No. 79-2E




**Table 52** AC Input Test Conditions (DDR2-1066)

Symbol	Condition	Value	Units	Notes
SLEW	Input signal minimum slew rate	1.0		2, 3

Figure 65 — AC input test signal waveform

JEDEC Standard No. 208



#### **Test References**

See Table 21 - AC Input Test Conditions in the *JEDEC Standard JESD79-2E* and Table 21 - AC Input Test Conditions in the *JESD208*.

#### **PASS Condition**

The calculated Rising Slew value for the test signal shall be greater than or equal to the SLEW value.

## **Measurement Algorithm**

- 1 Acquire and split read and write burst of the acquired signal. (See notes on DDR read/write separation.)
- 2 Take the first valid WRITE burst found.
- 3 Find all valid DQ/DM/DQS rising edges in the burst. A valid rising edge starts at  $V_{\rm IL(AC)}$  crossing and ends at the following  $V_{\rm IH(AC)}$  crossing.
- 4 For all valid rising edges, find the transition time, delta TR, which is the time starting at  $V_{REF}$  crossing and ending at the following  $V_{IH(AC)}$  crossing.
- **5** Calculate the Rising Slew.

$$RisingSlew = \frac{V_{IH(AC)}min - V_{REF}}{\Delta TR}$$

 ${\bf 6}$  Determine the worst result from the set of  ${\rm Slew}_R$  measured.

## Slew<sub>R</sub> Test for Address, Control, Clock

 $\operatorname{Slew}_R$  - Input Signal Minimum Slew Rate (Rising) for Address, Control, Clock.

The purpose of this test is to verify that the rising slew rate value of the test signal is greater than or equal to the conformance limit of the input SLEW value specified in the JEDEC specification.

## **Signals of Interest**

Mode Supported: DDR2 only

Signal cycle of interest: WRITE

Require Read/Write separation: No

Signal(s) of Interest:

- Address Signals OR
- Control Signals OR
- Clock Signals

Required Signals that are needed to perform this test on oscilloscope:

• Pin Under Test, PUT = any of the signal of interest defined above.

## **Test Definition Notes from the Specification**

Table 53 AC Input Test Conditions

Symbol	Condition	Value	Units	Notes
SLEW	Input signal minimum slew rate	1.0	V/ns	2, 3

Figure 73 — AC input test signal waveform

JEDEC Standard No. 79-2E





Table 54 AC Input Test Conditions (DDR2-1066)

Symbol	Condition	Value	Units	Notes
SLEW	Input signal minimum slew rate	1.0		2, 3

Figure 65 — AC input test signal waveform

JEDEC Standard No. 208



#### **Test References**

See Table 21 - AC Input Test Conditions in the *JEDEC Standard JESD79-2E* and Table 21 - AC Input Test Conditions in the *JESD208*.

#### **PASS Condition**

The calculated Rising Slew value for the test signal shall be greater than or equal to the SLEW value.

## **Measurement Algorithm**

- 1 Acquire the signal.
- 2 Find all valid rising edges in the whole acquisition. A valid rising edge starts at  $V_{\rm IL(AC)}$  crossing and end at following  $V_{\rm IH(AC)}$  crossing.
- 3 For all valid rising edges, find the transition time, delta TR, which is the time starting at  $V_{REF}$  crossing and end at the following  $V_{IH(AC)}$  crossing.
- **4** Calculate the Rising Slew.

$$RisingSlew = \frac{V_{IH(AC)}min - V_{REF}}{\Delta TR}$$

 ${\bf 5}$  Determine the worst result from the set of  ${\rm Slew}_R$  measured.

## Slew<sub>F</sub> Test for DQ, DM, DQS

Slew<sub>F</sub> - Input Signal Minimum Slew Rate (Falling) for DQ, DM, DQS.

The purpose of this test is to verify that the falling slew rate value of the test signal is greater than or equal to the conformance limit of the input SLEW value specified in the JEDEC specification.

## **Signals of Interest**

Mode Supported: DDR2 only

Signal cycle of interest: WRITE

Require Read/Write separation: Yes

Signal(s) of Interest:

- Data Signals (supported by Data Strobe Signals) OR
- Data Strobe Signals (supported by Data Signals) OR
- Data Mask Signals (supported by Data Strobe Signals)


Required Signals that are needed to perform this test on oscilloscope:

- Pin Under Test, PUT = any of the signal of interest defined above.
- Supporting Pin = Data Strobe Signals if PUT is DQ,DM. Else Data Signals if PUT is DQS


## **Test Definition Notes from the Specification**

**Table 55** AC Input Test Conditions

Symbol	Condition	Value	Units	Notes
SLEW	Input signal minimum slew rate	1.0		2, 3



JEDEC Standard No. 79-2E




**Table 56** AC Input Test Conditions (DDR2-1066)

Symbol	Condition	Value	Units	Notes
SLEW	Input signal minimum slew rate	1.0	V/ns	2, 3

Figure 65 — AC input test signal waveform

JEDEC Standard No. 208



#### **Test References**

See Table 21 - AC Input Test Conditions, in the *JEDEC Standard JESD79-2E* and Table 21 - AC Input Test Conditions in the *JESD208*.

#### **PASS Condition**

The calculated Falling Slew value for the test signal shall be greater than or equal to the SLEW value.

## **Measurement Algorithm**

- 1 Acquire and split read and write burst of the acquired signal. (See notes on DDR read/write separation.)
- 2 Take the first valid WRITE burst found.
- 3 Find all valid DQ/DM/DQS falling edges in the burst. A valid falling edge starts at  $V_{\rm IH(AC)}$  crossing and ends at the following  $V_{\rm IL(AC)}$  crossing.
- 4 For all valid falling edges, find the transition time, delta TR, which is time starting at  $V_{\rm REF}$  crossing and ending at the following  $V_{\rm IL(AC)}$  crossing.
- **5** Calculate the Falling Slew.

$$FallingSlew = \frac{V_{REF} - V_{IL(AC)} max}{\Delta TF}$$

 $\mathbf{6}$  Determine the worst result from the set of Slew<sub>F</sub> measured.

## Slew<sub>F</sub> Test for Address, Control, Clock

 $\operatorname{Slew}_F$  - Input Signal Minimum Slew Rate (Falling) for Address, Control, Clock.

The purpose of this test is to verify that the falling slew rate value of the test signal is greater than or equal to the conformance limit of the input SLEW value specified in the JEDEC specification.

## **Signals of Interest**

Mode Supported: DDR2 only

Signal cycle of interest: WRITE

Require Read/Write separation: No

Signal(s) of Interest:

Address Signals OR

- Control Signals OR
- · Clock Signals


Required Signals that are needed to perform this test on oscilloscope:

• Pin Under Test, PUT = any of the signal of interest defined above.

## **Test Definition Notes from the Specification**

**Table 57** AC Input Test Conditions

Symbol	Condition	Value	Units	Notes
SLEW	Input signal minimum slew rate	1.0		2, 3




**Table 58** AC Input Test Conditions (DDR2-1066)

Symbol	Condition	Value	Units	Notes
SLEW	Input signal minimum slew rate	1.0		2, 3

Figure 65 — AC input test signal waveform

JEDEC Standard No. 208



## **Test References**

See Table 21 - AC Input Test Conditions, in the *JEDEC Standard JESD79-2E* and Table 21 - AC Input Test Conditions in the *JESD208*.

#### **PASS Condition**

The calculated Falling Slew value for the test signal shall be greater than or equal to the SLEW value.

## **Measurement Algorithm**

- 1 Acquire the signal.
- 2 Find all valid falling edges in the whole acquisition. A valid falling edge starts at  $V_{\rm IH(AC)}$  crossing and ends at the following  $V_{\rm IL(AC)}$  crossing.
- 3 For all valid rising edges, find the transition time, delta TR, which is the time starting at  $V_{\rm REF}$  crossing and ending at the following  $V_{\rm IL(AC)}$  crossing.
- 4 Calculate the Rising Slew.

$$FallingSlew = \frac{V_{REF} - V_{IL(AC)} max}{\Delta TF}$$

 ${f 5}$  Determine the worst result from the set of Slew  $_{F}$  measured.

## SRQseR(40ohm) Test

AC Output Parameter Tests can be divided into 8 subtests: SRQseR(40ohm) test, SRQseF(40ohm) test, SRQseF(60ohm) test, SRQseF(60ohm) test, VOH(AC) test, VOH(DC) test, VOL(AC) test, and VOL(DC) test.

SRQseR(40ohm) - Single-ended Output Rising Slew Rate (40ohms).

The purpose of this test is to verify that the single-ended rising slew rate value of the test signal must be within the conformance limit of the SRQse value as specified in the JEDEC specification.

## **Signals of Interest**

Mode Supported: LPDDR2 only

Signal cycle of interest: READ

Signal(s) of Interest:

- Data Signal (supported by Data Strobe Signal) OR
- Data Strobe Signal (supported by Data Signal)

Signals required to perform the test on the oscilloscope:

- Pin Under Test, PUT any signal of interest, as defined above
- · Supporting Pin

## **Test Definition Notes from the Specification**

**Table 59** LPDDR2 Output Slew Rate (single-ended)

Parameter	Symbol	LPDDR2-1066 to	LPDDR2-200	Units
		Min	Max	
Single-ended Output Slew Rate (RON = 40ohms +/- 30%)	SRQse	1.5	3.5	V/ns

#### **Test References**

See Table 85 - Output Slew Rate (single-ended) in the JESD209-2B.

#### **PASS Condition**

The worst measured SRQseR shall be within the specification limit.

- 1 Acquire and split read and write bursts of the acquired signal.
- 2 Take the first valid READ burst found.
- 3 Find all valid signal rising edges in this burst. A valid signal rising edge starts at the  $V_{\rm OL(AC)}$  crossing and ends at the following  $V_{\rm OH(AC)}$  crossing.
- 4 For all valid signal rising edges, find the transition time,  $T_R$ , which is the time that starts at the  $V_{OL(AC)}$  crossing and ends at the following  $V_{OH(AC)}$  crossing. Then calculate SRQseR =  $[V_{OH(AC)} V_{OL(AC)}]/T_R$ .
- 5 Determine the worst result from the set of SRQseR measured.

## SRQseF(40ohm) Test

AC Output Parameter Tests can be divided into 8 subtests: SRQseR(40ohm) test, SRQseF(40ohm) test, SRQseF(60ohm) test, SRQseF(60ohm) test, VOH(AC) test, VOH(DC) test, VOL(AC) test, and VOL(DC) test.

SRQseF(40ohm) - Single-ended Output Falling Slew Rate (40ohms).

The purpose of this test is to verify that the single-ended falling slew rate value of the test signal must be within the conformance limit of the SRQse value as specified in the JEDEC specification.

## **Signals of Interest**

Mode Supported: LPDDR2 only

Signal cycle of interest: READ

Signal(s) of Interest:

- Data Signal (supported by Data Strobe Signal) OR
- Data Strobe Signal (supported by Data Signal)

Signals required to perform the test on the oscilloscope:

- Pin Under Test, PUT any signal of interest, as defined above
- · Supporting Pin

## **Test Definition Notes from the Specification**

**Table 60** LPDDR2 Output Slew Rate (single-ended)

Parameter	Symbol	LPDDR2-1066 to	LPDDR2-200	Units
		Min	Max	
Single-ended Output Slew Rate (RON = 40ohms +/- 30%)	SRQse	1.5	3.5	V/ns

#### **Test References**

See Table 85 - Output Slew Rate (single-ended) in the JESD209-2B.

#### **PASS Condition**

The worst measured SRQseF shall be within the specification limit.

- 1 Acquire and split read and write bursts of the acquired signal.
- 2 Take the first valid READ burst found.
- 3 Find all valid signal falling edges in this burst. A valid signal falling edge starts at the  $V_{OH(AC)}$  crossing and ends at the following  $V_{OL(AC)}$  crossing.
- 4 For all valid signal falling edges, find the transition time,  $T_R$ , which is the time that starts at the  $V_{OH(AC)}$  crossing and ends at the following  $V_{OL(AC)}$  crossing. Then calculate SRQseF =  $[V_{OH(AC)} V_{OL(AC)}]/T_R$ .
- 5 Determine the worst result from the set of SRQseF measured.

## SRQseR(60ohm) Test

AC Output Parameter Tests can be divided into 8 subtests: SRQseR(40ohm) test, SRQseF(40ohm) test, SRQseF(60ohm) test, SRQseF(60ohm) test, VOH(AC) test, VOH(DC) test, VOL(AC) test, and VOL(DC) test.

SRQseR(60ohm) - Single-ended Output Rising Slew Rate (60ohms).

The purpose of this test is to verify that the single-ended rising slew rate value of the test signal must be within the conformance limit of the SRQse value as specified in the JEDEC specification.

## **Signals of Interest**

Mode Supported: LPDDR2 only

Signal cycle of interest: READ

Signal(s) of Interest:

- Data Signal (supported by Data Strobe Signal) OR
- Data Strobe Signal (supported by Data Signal)

Signals required to perform the test on the oscilloscope:

- Pin Under Test, PUT any signal of interest, as defined above
- · Supporting Pin

## **Test Definition Notes from the Specification**

**Table 61** LPDDR2 Output Slew Rate (single-ended)

Parameter	Symbol	LPDDR2-1066 to	LPDDR2-200	Units
		Min	Max	
Single-ended Output Slew Rate (RON = 60ohms +/- 30%)	SRQse	1.0	2.5	V/ns

#### **Test References**

See Table 85 - Output Slew Rate (single-ended) in the JESD209-2B.

#### **PASS Condition**

The worst measured SRQseR shall be within the specification limit.

- 1 Acquire and split read and write bursts of the acquired signal.
- 2 Take the first valid READ burst found.
- 3 Find all valid signal rising edges in this burst. A valid signal rising edge starts at the  $V_{\rm OL(AC)}$  crossing and ends at the following  $V_{\rm OH(AC)}$  crossing.
- 4 For all valid signal rising edges, find the transition time,  $T_R$ , which is the time that starts at the  $V_{OL(AC)}$  crossing and ends at the following  $V_{OH(AC)}$  crossing. Then calculate SRQseR =  $[V_{OH(AC)} V_{OL(AC)}]/T_R$ .
- 5 Determine the worst result from the set of SRQseR measured.

## SRQseF(60ohm) Test

AC Output Parameter Tests can be divided into 8 subtests: SRQseR(40ohm) test, SRQseF(40ohm) test, SRQseF(60ohm) test, SRQseF(60ohm) test, VOH(AC) test, VOH(AC) test, VOL(AC) test, and VOL(DC) test.

SRQseF(60ohm) - Single-ended Output Falling Slew Rate (60ohms).

The purpose of this test is to verify that the single-ended falling slew rate value of the test signal must be within the conformance limit of the SRQse value as specified in the JEDEC specification.

## **Signals of Interest**

Mode Supported: LPDDR2 only

Signal cycle of interest: READ

Signal(s) of Interest:

- Data Signal (supported by Data Strobe Signal) OR
- Data Strobe Signal (supported by Data Signal)

Signals required to perform the test on the oscilloscope:

- Pin Under Test, PUT any signal of interest, as defined above
- · Supporting Pin

## **Test Definition Notes from the Specification**

Table 62 LPDDR2 Output Slew Rate (single-ended)

Parameter	Symbol	LPDDR2-1066 to	LPDDR2-200	Units
		Min	Max	
Single-ended Output Slew Rate (RON = 60ohms +/- 30%)	SRQse	1.0	2.5	V/ns

#### **Test References**

See Table 85 - Output Slew Rate (single-ended) in the JESD209-2B.

#### **PASS Condition**

The worst measured SRQseF shall be within the specification limit.

- 1 Acquire and split read and write bursts of the acquired signal.
- 2 Take the first valid READ burst found.
- 3 Find all valid signal falling edges in this burst. A valid signal falling edge starts at the  $V_{OH(AC)}$  crossing and ends at the following  $V_{OL(AC)}$  crossing.
- 4 For all valid signal falling edges, find the transition time,  $T_R$ , which is the time that starts at the  $V_{OH(AC)}$  crossing and ends at the following  $V_{OL(AC)}$  crossing. Then calculate SRQseF =  $[V_{OH(AC)} V_{OL(AC)}]/T_R$ .
- 5 Determine the worst result from the set of SRQseF measured.

# $V_{OH(AC)}$ Test

AC Output Parameter Tests can be divided into 8 subtests: SRQseR(40ohm) test, SRQseF(40ohm) test, SRQseF(60ohm) test, SRQseF(60ohm) test, VOH(AC) test, VOH(DC) test, VOL(AC) test, and VOL(DC) test.

V<sub>OH(AC)</sub> - Single-ended AC Output Logic High Voltage.

The purpose of this test is to verify that the high level voltage value of the test signal within a valid sampling window must be within the conformance limit of the  $V_{OH(AC)}$  value as specified in the JEDEC specification.

The value of  $V_{REF}$  (which directly affects the conformance limit) is set to 0.6V for the compliance limit set used. You may choose to use the User Defined Limit feature in the application to perform this test against a customized test limit set based on different values of  $V_{REF}$ .

## **Signals of Interest**

Mode Supported: LPDDR2 only

Signal cycle of interest: **READ** 

Signal(s) of Interest:

- Data Signal (supported by Data Strobe Signal) OR
- Data Strobe Signal (supported by Data Signal)

Signals required to perform the test on the oscilloscope:

- Pin Under Test, PUT any signal of interest, as defined above
- Supporting Pin

## **Test Definition Notes from the Specification**

 Table 63
 LPDDR2 Single-ended AC and DC Output Levels

Symbol	Parameter	LPDDR2-1066 to LPDDR2-200	Units	Notes
V <sub>OH(AC)</sub>	AC output high measurement level (for output slew rate)	V <sub>REFDQ</sub> + 0.12	V	

#### **Test References**

See Table 82 - Single-ended AC and DC Output Levels in the JESD209-2B.

The worst measured  $V_{OH(AC)}$  shall be within the specification limit.

- 1 Acquire and split read and write bursts of the acquired signal.
- 2 Take the first valid READ burst found.
- 3 Find all valid signal positive pulses in this burst. A valid signal positive pulse starts at the  $V_{REF}$  crossing on a valid signal rising edge and ends at the  $V_{REF}$  crossing on the following valid signal falling edge.
- 4 For the first valid positive pulse, zoom in on the pulse so that it appears on the oscilloscope's display and perform the VTOP measurement. Take the VTOP measurement result as the  $V_{OH(AC)}$  value.
- **5** Continue the previous step for the rest of the valid signal positive pulses that were found in the burst.
- **6** Determine the worst result from the set of  $V_{OH(AC)}$  measured.

# $V_{OH(DC)}$ Test

AC Output Parameter Tests can be divided into 8 subtests: SRQseR(40ohm) test, SRQseF(40ohm) test, SRQseF(60ohm) test, SRQseF(60ohm) test, VOH(AC) test, VOH(DC) test, VOL(AC) test, and VOL(DC) test.

 $V_{OH(DC)}$  - Single-ended DC Output Logic High Voltage.

The purpose of this test is to verify that the high level voltage value of the test signal within a valid sampling window must be within the conformance limit of the  $V_{OH(DC)}$  value as specified in the JEDEC specification.

The value of  $V_{DDQ}$  (which directly affects the conformance limit) is set to 1.2V for the compliance limit set used. You may choose to use the User Defined Limit feature in the application to perform this test against a customized test limit set based on different values of  $V_{DDQ}$ .

## **Signals of Interest**

Mode Supported: LPDDR2 only

Signal cycle of interest: **READ** 

Signal(s) of Interest:

- Data Signal (supported by Data Strobe Signal) OR
- Data Strobe Signal (supported by Data Signal)

Signals required to perform the test on the oscilloscope:

- Pin Under Test, PUT any signal of interest, as defined above
- · Supporting Pin

## **Test Definition Notes from the Specification**

Table 64 LPDDR2 Single-ended AC and DC Output Levels

Symbol	DC output high measurement level (for IV $0.9 \times V_{DDQ}$ V		Units	Notes
V <sub>OH(DC)</sub>	DC output high measurement level (for IV curve linearity)	0.9 x V <sub>DDQ</sub>	V	1

#### **Test References**

See Table 82 - Single-ended AC and DC Output Levels in the JESD209-2B.

The worst measured V<sub>OH(DC)</sub> shall be within the specification limit.

- 1 Acquire and split read and write bursts of the acquired signal.
- 2 Take the first valid READ burst found.
- 3 Find all valid signal positive pulses in this burst. A valid signal positive pulse starts at the  $V_{REF}$  crossing on a valid signal rising edge and ends at the  $V_{REF}$  crossing on the following valid signal falling edge.
- 4 For the first valid positive pulse, zoom in on the pulse so that it appears on the oscilloscope's display and perform the VTOP measurement. Take the VTOP measurement result as the  $V_{OH(DC)}$  value.
- **5** Continue the previous step for the rest of the valid signal positive pulses that were found in the burst.
- $\boldsymbol{6}$  Determine the worst result from the set of  $V_{OH(DC)}$  measured.

# $V_{OL(AC)}$ Test

AC Output Parameter Tests can be divided into 8 subtests: SRQseR(40ohm) test, SRQseF(40ohm) test, SRQseF(60ohm) test, SRQseF(60ohm) test, VOH(AC) test, VOH(DC) test, VOL(AC) test, and VOL(DC) test.

V<sub>OL(AC)</sub> - Single-ended AC Output Logic Low Voltage.

The purpose of this test is to verify that the low level voltage value of the test signal within a valid sampling window must be within the conformance limit of the  $V_{\rm OL(AC)}$  value as specified in the JEDEC specification.

The value of  $V_{REF}$  (which directly affects the conformance limit) is set to 0.6V for the compliance limit set used. You may choose to use the User Defined Limit feature in the application to perform this test against a customized test limit set based on different values of  $V_{REF}$ .

## **Signals of Interest**

Mode Supported: LPDDR2 only

Signal cycle of interest: **READ** 

Signal(s) of Interest:

- Data Signal (supported by Data Strobe Signal) OR
- Data Strobe Signal (supported by Data Signal)

Signals required to perform the test on the oscilloscope:

- Pin Under Test, PUT any signal of interest, as defined above
- · Supporting Pin

## **Test Definition Notes from the Specification**

 Table 65
 LPDDR2 Single-ended AC and DC Output Levels

Symbol	Parameter	LPDDR2-1066 to LPDDR2-200	Units	Notes
V <sub>OL(AC)</sub>	AC output low measurement level (for output slew rate)	V <sub>REFDQ</sub> - 0.12	V	

#### **Test References**

See Table 82 - Output Slew Rate (single-ended) in the JESD209-2B.

The worst measured  $V_{\text{OL(AC)}}$  shall be within the specification limit.

- 1 Acquire and split read and write bursts of the acquired signal.
- 2 Take the first valid READ burst found.
- 3 Find all valid signal negative pulses in this burst. A valid signal negative pulse starts at the  $V_{REF}$  crossing on a valid signal falling edge and ends at the  $V_{REF}$  crossing on the following valid signal rising edge.
- 4 For the first valid negative pulse, zoom in on the pulse so that it appears on the oscilloscope's display and perform the VBASE measurement. Take the VBASE measurement result as the  $V_{OL(AC)}$  value.
- **5** Continue the previous step for the rest of the valid signal negative pulses that were found in the burst.
- **6** Determine the worst result from the set of  $V_{\rm OL(AC)}$  measured.

# $V_{OL(DC)}$ Test

AC Output Parameter Tests can be divided into 8 subtests: SRQseR(40ohm) test, SRQseF(40ohm) test, SRQseF(60ohm) test, SRQseF(60ohm) test, VOH(AC) test, VOH(DC) test, VOL(AC) test, and VOL(DC) test.

V<sub>OL(DC)</sub> - Single-ended DC Output Logic Low Voltage.

The purpose of this test is to verify that the low level voltage value of the test signal within a valid sampling window must be within the conformance limit of the  $V_{\rm OL(DC)}$  value as specified in the JEDEC specification.

The value of  $V_{DDQ}$  (which directly affects the conformance limit) is set to 1.2V for the compliance limit set used. You may choose to use the User Defined Limit feature in the application to perform this test against a customized test limit set based on different values of  $V_{DDQ}$ .

## **Signals of Interest**

Mode Supported: LPDDR2 only

Signal cycle of interest: READ

Signal(s) of Interest:

- Data Signal (supported by Data Strobe Signal) OR
- Data Strobe Signal (supported by Data Signal)

Signals required to perform the test on the oscilloscope:

- Pin Under Test, PUT any signal of interest, as defined above
- Supporting Pin

## **Test Definition Notes from the Specification**

Table 66 LPDDR2 Single-ended AC and DC Output Levels

Symbol	Parameter	LPDDR2-1066 to LPDDR2-200	Units	Notes
V <sub>OL(DC)</sub>	DC output low measurement level (for IV curve linearity)	0.1 x V <sub>DDQ</sub>	V	2


#### **Test References**

See Table 82 - Output Slew Rate (single-ended) in the JESD209-2B.

The worst measured V<sub>OL(DC)</sub> shall be within the specification limit.

- 1 Acquire and split read and write bursts of the acquired signal.
- 2 Take the first valid READ burst found.
- 3 Find all valid signal negative pulses in this burst. A valid signal negative pulse starts at the  $V_{REF}$  crossing on a valid signal falling edge and ends at the  $V_{REF}$  crossing on the following valid signal rising edge.
- 4 For the first valid negative pulse, zoom in on the pulse so that it appears on the oscilloscope's display and perform the VBASE measurement. Take the VBASE measurement result as the  $V_{OL(DC)}$  value.
- **5** Continue the previous step for the rest of the valid signal negative pulses that were found in the burst.
- $\boldsymbol{6}$  Determine the worst result from the set of  $V_{OL(DC)}$  measured.

**Single-Ended Signals Input/Output Parameters Tests** 



# Single-Ended Signals V<sub>IH</sub>/V<sub>IL</sub> (Address, Control) Tests

Probing for Single-Ended Signals VIH/VIL (Address, Control) Tests 136

VIHCA(AC) Test 138 VIHCA(DC) Test 140


VILCA(AC) Test 142

VILCA(DC) Test 144

This section provides the Methods of Implementation (MOIs) for Single-Ended Signals  $V_{IH}/V_{IL}$  (Address, Control) tests using an Agilent Infiniium oscilloscope, recommended InfiniiMax 116xA or 113xA probe amplifiers, differential solder-in probe head and the DDR2(+LP) Compliance Test Application.

## Probing for Single-Ended Signals $V_{IH}/V_{IL}$ (Address, Control) Tests

When performing the Single-Ended Signals  $V_{IH}/V_{IL}$  (Address, Control) tests, the DDR2(+LP) Compliance Test Application will prompt you to make the proper connections. The connection for the Single-Ended Signals  $V_{IH}/V_{IL}$  (Address, Control) tests may look similar to the following diagram. Refer to the Connection tab in DDR2(+LP) Electrical Performance Compliance application for the exact number of probe connections.



**Figure 6** Probing for Single-Ended Signals  $V_{IH}/V_{IL}$  (Address, Control) Tests with Two Probes

You can use any of the oscilloscope channels as Pin Under Test (PUT) source channel. You can identify the channels used for each signal in the Configuration tab of the DDR2(+LP) Compliance Test Application. (The channels shown in Figure 6 are just examples).

For more information on the probe amplifiers and differential probe heads, see Chapter 20, "InfiniiMax Probing," starting on page 503.

#### **Test Procedure**

- 1 Start the automated test application as described in "Starting the DDR2(+LP) Compliance Test Application" on page 43.
- **2** Ensure that the RAM reliability test software is running on the computer system where the LPDDR2 Device Under Test (DUT) is attached. This software will perform a test on all unused RAM on the

- system by producing a repetitive burst of read-write data signals to the LPDDR2 memory.
- **3** Connect the differential solder-in probe head to the PUTs on the LPDDR2 devices.
- 4 Connect the oscilloscope probes to any channels of the oscilloscope.
- 5 In the DDR2(+LP) Test application, click the Set Up tab.
- **6** Select the Speed Grade options. For the Single-Ended Signals  $V_{IH}/V_{IL}$  (Address, Control) tests, you can select any LPDDR2 speed grade within the selection. To see the LPDDR2 Speed Grades, check the Low Power box.
- 7 Type in or select the Device Identifier as well as User Description from the drop-down list. Enter your comments in the Comments text box.
- **8** Click the Select Tests tab and check the tests you want to run. Check the parent node or group to check all the available tests within the group.




Figure 7 Selecting Single-Ended Signals  $V_{IH}/V_{IL}$  (Address, Control) Tests

**9** Follow the DDR2(+LP) Test application's task flow to set up the configuration options, run the tests and view the tests results.

# V<sub>IHCA(AC)</sub> Test

 $V_{IH}$  Input Logic HIGH (Address, Control) test can be divided into two subtests:  $V_{IHCA(AC)}$  test and  $V_{IHCA(DC)}$  test.

V<sub>IHCA(AC)</sub> - AC Input Logic HIGH (Address, Control).

The purpose of this test is to verify that the histogram mode high level voltage value of the test signal within a valid sampling window is greater than the conformance lower limits of the  $V_{\rm IHCA(AC)}$  value specified in the JEDEC specification.

The value of  $V_{REF}$  (which directly affects the conformance lower limit) is set to 0.6V for the compliance limit set used. You may choose to use the User Defined Limit feature in the application to perform this test against a customized test limit set based on different values of  $V_{REF}$ 

## **Signals of Interest**

Mode Supported: LPDDR2 only

Signal cycle of interest: WRITE

Signal(s) of Interest:

- Command/Address Signals
- Chip Select Signals

Signals required to perform the test on the oscilloscope:

• Pin Under Test, PUT - any signal of interest, as defined above

## **Test Definition Notes from the Specification**

**Table 67** Single-ended AC and DC Input Levels for CA and CS\_n Inputs

Symbol	Parameter	LPDDR2-1066 to LPDDR2-466		LPDDR2-400 to LPDDR2-200		Units	Notes
		Min	Max	Min	Max		
V <sub>IHCA(AC)</sub>	AC input logic HIGH	V <sub>REF</sub> + 0.220	Note 2	V <sub>REF</sub> + 0.300	Note 2	V	1,2

#### **Test References**

See Table 74 - Single-ended AC and DC Input Levels for CA and CS\_n Inputs in the *JESD209-2B*.

The mode value for the high level voltage must be greater than or equal to the minimum  $V_{\rm IHCA(AC)}$  value.

- 1 Sample/acquire signal data.
- 2 Find all valid positive pulses. A valid positive pulse starts at  $V_{REF}$  crossing at valid rising edge and end at  $V_{REF}$  crossing at the following valid falling edge (See notes on threshold).
- 3 Zoom in on the first valid positive pulse and perform VTOP measurement. Take the VTOP measurement results as  $V_{\rm IH,CA(AC)}$  value.
- 4 Continue the previous step with another nine valid positive pulses.
- 5 Determine the worst result from the set of  $V_{\rm IH,CA(AC)}$  measured.

# V<sub>IHCA(DC)</sub> Test

 $V_{IH}$  Input Logic HIGH (Address, Control) test can be divided into two sub tests:  $V_{IHCA(AC)}$  test and  $V_{IHCA(DC)}$  test.

V<sub>IHCA(DC)</sub> - DC Input Logic HIGH (Address, Control).

The purpose of this test is to verify that the histogram mode high level voltage value of the test signal within a valid sampling window is greater than the conformance lower limits of the  $V_{\rm IHCA(DC)}$  value specified in the JEDEC specification.

The value of  $V_{REF}$  (which directly affects the conformance lower limit) is set to 0.6V for the compliance limit set used. You may choose to use the User Defined Limit feature in the application to perform this test against a customized test limit set based on different values of  $V_{REF}$ 

The value of  $V_{DDCA}$  (which directly affects the conformance lower limit) is set to 1.2V for the compliance limit set used. You may choose to use the User Defined Limit feature in the application to perform this test against a customized test limit set based on different values of  $V_{DDCA}$ .

## Signals of Interest

Mode Supported: LPDDR2 only

Signal cycle of interest: WRITE

Signal(s) of Interest:

- Command/Address Signals
- Chip Select Signals

Signals required to perform the test on the oscilloscope:

Pin Under Test, PUT - any signal of interest, as defined above

## **Test Definition Notes from the Specification**

**Table 68** Single-ended AC and DC Input Levels for CA and CS\_n Inputs

Symbol	Parameter	LPDDR2-1066 to LPDDR2-466		LPDDR2-400 to LPDDR2-200		Units	Notes
		Min	Max	Min	Max		
V <sub>IHCA(DC)</sub>	DC input logic HIGH	V <sub>REF</sub> + 0.130	V <sub>DDCA</sub>	V <sub>REF</sub> + 0.200	V <sub>DDCA</sub>	V	1

#### **Test References**

See Table 74 - Single-ended AC and DC Input Levels for CA and CS\_n Inputs in the *JESD209-2B*.

The mode value for the high level voltage must be greater than or equal to the minimum  $V_{\rm IHCA(DC)}$  value.

- 1 Sample/acquire signal data.
- 2 Find all valid positive pulses. A valid positive pulse starts at  $V_{REF}$  crossing at valid rising edge and end at  $V_{REF}$  crossing at the following valid falling edge (See notes on threshold).
- 3 Zoom in on the first valid positive pulse and perform VTOP measurement. Take the VTOP measurement results as  $V_{\rm IH,CA(DC)}$  value.
- 4 Continue the previous step with another nine valid positive pulses.
- 5 Determine the worst result from the set of  $V_{\rm IH,CA(DC)}$  measured.

# V<sub>ILCA(AC)</sub> Test

 $V_{IL}$  Input Logic Low (Address, Control) test can be divided into two sub tests:  $V_{ILCA(AC)}$  test and  $V_{ILCA(DC)}$  test.

V<sub>ILCA(AC)</sub> - AC Input Logic Low (Address, Control).

The purpose of this test is to verify that the histogram mode low level voltage value of the test signal within a valid sampling window is lower than the conformance lower limits of the  $V_{\rm ILCA(AC)}$  value specified in the JEDEC specification.

The value of  $V_{REF}$  (which directly affects the conformance upper limit) is set to 0.6V for the compliance limit set used. You may choose to use the User Defined Limit feature in the application to perform this test against a customized test limit set based on different values of  $V_{REF}$ 

## **Signals of Interest**

Mode Supported: LPDDR2 only

Signal cycle of interest: WRITE

Signal(s) of Interest:

- Command/Address Signals
- Chip Select Signals

Signals required to perform the test on the oscilloscope:

• Pin Under Test, PUT - any signal of interest, as defined above

## **Test Definition Notes from the Specification**

**Table 69** Single-ended AC and DC Input Levels for CA and CS\_n Inputs

Symbol	Parameter	LPDDR2-1066 to LPDDR2-466		LPDDR2-400 to LPDDR2-200		Units	Notes
		Min	Мах	Min	Max		
V <sub>ILCA(AC)</sub>	AC input logic LOW	Note 2	V <sub>REF</sub> - 0.220	Note 2	V <sub>REF</sub> - 0.300	V	1,2

#### **Test References**

See Table 74 - Single-ended AC and DC Input Levels for CA and CS\_n Inputs in the *JESD209-2B*.

The mode value for the high level voltage must be less than or equal to the maximum  $V_{\rm ILCA(AC)}$  value.

- 1 Obtain sample or acquire signal data.
- 1 Find all valid negative pulses. A valid negative pulse starts at  $V_{\rm REF}$  crossing at a valid falling edge and ends at  $V_{\rm REF}$  crossing at the following valid rising edge.
- 2 Zoom in on the first valid negative pulse and perform VBASE measurement. Take the VBASE measurement results as  $V_{\rm IL.CA(AC)}$  value.
- **3** Continue the previous step with another nine valid negative pulses that were found in the burst.
- 4 Determine the worst result from the set of  $V_{\rm IL.CA(AC)}$  measured.

# $V_{ILCA(DC)}$ Test

 $V_{IL}$  Input Logic Low (Address, Control) test can be divided into two sub tests:  $V_{ILCA(AC)}$  test and  $V_{ILCA(DC)}$  test.

V<sub>ILCA(DC)</sub> - DC Input Logic Low (Address, Control).

The purpose of this test is to verify that the histogram mode low level voltage value of the test signal within a valid sampling window is lower than the conformance lower limits of the  $V_{\rm ILCA(DC)}$  value specified in the JEDEC specification.

The value of  $V_{REF}$  (which directly affects the conformance upper limit) is set to 0.6V for the compliance limit set used. You may choose to use the User Defined Limit feature in the application to perform this test against a customized test limit set based on different values of  $V_{REF}$ 

The value of  $V_{\rm SSCA}$  (which directly affects the conformance lower limit) is set to 0V for the compliance limit set used. You may choose to use the User Defined Limit feature in the application to perform this test against a customized test limit set based on different values of  $V_{\rm SSCA}$ .

## Signals of Interest

Mode Supported: LPDDR2 only

Signal cycle of interest: WRITE

Signal(s) of Interest:

- Command/Address Signals
- Chip Select Signals

Signals required to perform the test on the oscilloscope:

Pin Under Test, PUT - any signal of interest, as defined above

## **Test Definition Notes from the Specification**

**Table 70** Single-ended AC and DC Input Levels for CA and CS\_n Inputs

Symbol	Parameter	LPDDR2-1066 to LPDDR2-466		LPDDR2-400 to LPDDR2-200		Units	Notes
		Min	Max	Min	Max		
V <sub>ILCA(DC)</sub>	DC input logic LOW	V <sub>SSCA</sub>	V <sub>REF</sub> - 0.130	V <sub>SSCA</sub>	V <sub>REF</sub> - 0.200	V	1

#### **Test References**


See Table 74 - Single-ended AC and DC Input Levels for CA and CS\_n Inputs in the *JESD209-2B*.

## **PASS Condition**

The mode value for the histogram of the low level voltage must be less than or equal to the maximum  $V_{\rm ILCA(DC)}$  value.

- 1 Obtain sample or acquire signal data.
- 1 Find all valid negative pulses. A valid negative pulse starts at  $V_{\rm REF}$  crossing at a valid falling edge and ends at  $V_{\rm REF}$  crossing at the following valid rising edge.
- 2 Zoom in on the first valid negative pulse and perform VBASE measurement. Take the VBASE measurement results as  $V_{\rm IL.CA(DC)}$  value.
- **3** Continue the previous step with another nine valid negative pulses that were found in the burst.
- 4 Determine the worst result from the set of  $V_{\rm IL.CA(DC)}$  measured.

5 Single-Ended Signals VIH/VIL (Address, Control) Tests



# Single-Ended Signals $V_{IH}/V_{IL}$ (Data, Mask) Tests

Probing for Single-Ended Signals VIH/VIL (Data, Mask) Tests 148


VIHDQ(AC) Test 151 VIHDQ(DC) Test 153 VILDQ(AC) Test 155

VILDQ(DC) Test 157

This section provides the Methods of Implementation (MOIs) for Single-Ended Signals  $V_{IH}/V_{IL}$  (Data, Mask) tests using an Agilent Infiniium oscilloscope, recommended InfiniiMax 116xA or 113xA probe amplifiers, differential solder-in probe head and the DDR2(+LP) Compliance Test Application.

# Probing for Single-Ended Signals $V_{IH}/V_{IL}$ (Data, Mask) Tests

When performing the Single-Ended Signals  $V_{IH}/V_{IL}$  (Data, Mask) tests, the DDR2(+LP) Compliance Test Application will prompt you to make the proper connections. The connection for the Single-Ended Signals  $V_{IH}/V_{IL}$  (Data, Mask) tests may look similar to the following diagram. Refer to the Connection tab in DDR2(+LP) Electrical Performance Compliance application for the exact number of probe connections.



**Figure 8** Probing for Single-Ended Signals  $V_{IH}/V_{IL}$  (Data, Mask) Tests with Two Probes

You can use any of the oscilloscope channels as Pin Under Test (PUT) source channel. You can identify the channels used for each signal in the Configuration tab of the DDR2(+LP) Compliance Test Application. (The channels shown in Figure 8 are just examples).

For more information on the probe amplifiers and differential probe heads, see Chapter 20, "InfiniiMax Probing," starting on page 503.

### **Test Procedure**

- 1 Start the automated test application as described in "Starting the DDR2(+LP) Compliance Test Application" on page 43.
- **2** Ensure that the RAM reliability test software is running on the computer system where the LPDDR2 Device Under Test (DUT) is attached. This software will perform a test on all unused RAM on the system by producing a repetitive burst of read-write data signals to the LPDDR2 memory.
- **3** Connect the differential solder-in probe head to the PUTs on the LPDDR2 devices.
- 4 Connect the oscilloscope probes to any channels of the oscilloscope.
- 5 In the DDR2(+LP) Test application, click the Set Up tab.
- **6** Select the Speed Grade options. For the Single-Ended Signals  $V_{IH}/V_{IL}$  (Data, Mask) Tests, you can select any LPDDR2 speed grade within the selection. To see the LPDDR2 Speed Grades, check the Low Power box.
- 7 Type in or select the Device Identifier as well as User Description from the drop-down list. Enter your comments in the Comments text box.
- **8** Click the Select Tests tab and check the tests you want to run. Check the parent node or group to check all the available tests within the group.






Figure 9 Selecting Single-Ended Signals  $V_{IH}/V_{IL}$  (Data, Mask) Tests

**9** Follow the DDR2(+LP) Test application's task flow to set up the configuration options, run the tests and view the tests results.

# V<sub>IHDQ(AC)</sub> Test

 $V_{IH}$  Input Logic High (Data, Mask) test can be divided into two sub tests:  $V_{IHDQ(AC)}$  test and  $V_{IHDQ(DC)}$  test.

V<sub>IHDQ(AC)</sub> - AC Input Logic High (Data, Mask).

The purpose of this test is to verify that the voltage level of the test signal at tDS (DM and DQ input setup time in JEDEC specification) before the DQS midpoint is greater than the conformance lower limits of the  $V_{\rm IHDQ(AC)}$  value specified in the JEDEC specification.

The value of  $V_{REF}$  (which directly affects the conformance lower limit) is set to 0.6V for the compliance limit set used. You may choose to use the User Defined Limit feature in the application to perform this test against a customized test limit set based on different values of  $V_{REF}$ 

## **Signals of Interest**

Mode Supported: LPDDR2 only

Signal cycle of interest: WRITE

Signal(s) of Interest:

- Data Signals (supported by Data Strobe Signals) OR
- Data Mask Signals (supported by Data Strobe Signals)

Signals required to perform the test on the oscilloscope:

- Pin Under Test, PUT any signal of interest, as defined above
- Supporting Pin Data Strobe Signals

# **Test Definition Notes from the Specification**

Table 71 Single-ended AC and DC Input Levels for DQ and DM

Symbol	Parameter	LPDDR2-1066 to	LPDDR2-466	LPDDR2-400 to LPDDR2-200		Units	Notes
		Min	Max	Min	Max		
V <sub>IHDQ(AC)</sub>	AC input logic HIGH	V <sub>REF</sub> + 0.220	Note 2	V <sub>REF</sub> + 0.300	Note 2	V	1,2,5

## **Test References**

See Table 76 - Single-ended AC and DC Input Levels for DQ and DM in the *JESD209-2B*.

## **PASS Condition**

The voltage level at tDS (DM and DQ input setup time in JEDEC specification) before the DQS midpoint for the high level voltage shall be greater than or equal to the minimum  $V_{\rm IHDQ(AC)}$  value.

- 1 Acquire and split read and write bursts of the acquired signal.
- 2 Take the first valid WRITE burst found.
- **3** Find all valid rising DQ crossings that cross  $V_{IH(AC)}$  in the burst.
- **4** For all DQ crossings found, locate all the following DQS crossings that cross 0V.
- 5 Calculate the time where the test result is taken. Calculation is expressed as:  $T_{TESTRESULT} = T_{DQS\ MIDPOINT} tDS$ . (tDS DM and DQ input setup time in JEDEC specification which is due to speed grade.)
- **6** Take voltage level of DQ signal at  $T_{TESTRESULT}$  as the test result for  $V_{IHDQ(AC)}$ .
- 7 Collect all V<sub>IHDQ(AC)</sub>.
- 8 Determine the worst result from the set of V<sub>IHDQ(AC)</sub> measured.

# $V_{IHDQ(DC)}$ Test

 $V_{IH}$  Input Logic High (Data, Mask) test can be divided into two sub tests:  $V_{IHDQ(AC)}$  test and  $V_{IHDQ(DC)}$  test.

V<sub>IHDQ(DC)</sub> - DC Input Logic High (Data, Mask).

The purpose of this test is to verify that the histogram min high level voltage value of the test signal within a valid sampling window is within the conformance limits of the  $V_{\rm IH(DC)}$  value specified in the JEDEC specification.

The value of  $V_{REF}$  (which directly affects the conformance lower limit) is set to 0.6V for the compliance limit set used. You may choose to use the User Defined Limit feature in the application to perform this test against a customized test limit set based on different values of  $V_{REF}$ 

The value of  $V_{DDQ}$  (which directly affects the conformance lower limit) is set to 1.2V for the compliance limit set used. You may choose to use the User Defined Limit feature in the application to perform this test against a customized test limit set based on different values of  $V_{DDQ}$ .

## Signals of Interest

Mode Supported: LPDDR2 only

Signal cycle of interest: WRITE

Signal(s) of Interest:

- Data Signals (supported by Data Strobe Signals) OR
- Data Mask Signals (supported by Data Strobe Signals)

Signals required to perform the test on the oscilloscope:

- Pin Under Test, PUT any signal of interest, as defined above
- Supporting Pin Data Strobe Signals

## **Test Definition Notes from the Specification**

Table 72 Single-ended AC and DC Input Levels for DQ and DM

5	Symbol	Parameter	LPDDR2-1066 to	LPDDR2-466	LPDDR2-400 to LPDDR2-200		Units	Notes
			Min	Max	Min	Max		
١	/IHDQ(DC)	DC input logic HIGH	V <sub>REF</sub> + 0.130	V <sub>DDQ</sub>	V <sub>REF</sub> + 0.200	V <sub>DDQ</sub>	V	1

### **Test References**

See Table 76 - Single-ended AC and DC Input Levels for DQ and DM in the *JESD209-2B*.

### **PASS Condition**

The minimum value of the test signal from tDS before the DQS midpoint to tDH after the DQS midpoint for the high level voltage shall be greater than or equal to the minimum  $V_{\rm HDQ(DC)}$  value.

- 1 Acquire and split read and write bursts of the acquired signal.
- 2 Take the first valid WRITE burst found.
- $3\,$  Find all valid rising DQ crossings that cross  $V_{IH(AC)}$  in the burst.
- 4 For all DQ crossings found, locate all the following DQS crossings that cross midpoint. (0V is for differential DQS and  $V_{\rm REF}$  is for single ended DQS.)
- **5** Set up histogram function settings.
  - Ax: X-time position where tDS (DM and DQ input setup time in JEDEC specification) before DQS crossing midpoint.
  - Bx: X-time position where tDH (DM and DQ input hold time in JEDEC specification) after DQS crossing midpoint.
  - Ay: Top of the displaying window just to make sure it covers the maximum level of the respective signal.
  - By: Y-position at the  $V_{REF}$  voltage level.
- **6** Take the 'Min' value of the histogram as the test result for V<sub>IHDQ(DC)</sub>.
- 7 Collect all  $V_{IHDQ(DC)}$ .
- 8 Determine the worst result from the set of  $V_{\rm IHDQ(DC)}$  measured.

# $V_{ILDQ(AC)}$ Test

 $V_{IL}$  Input Logic Low (Data, Mask) test can be divided into two sub tests:  $V_{ILDQ(AC)}$  test and  $V_{ILDQ(DC)}$  test.

V<sub>ILDQ(AC)</sub> - AC Input Logic Low (Data, Mask).

The purpose of this test is to verify that the voltage level of the test signal at tDS (DM and DQ input setup time in JEDEC specification) before the DQS midpoint is lower than the conformance lower limits of the  $V_{\rm ILDQ(AC)}$  value specified in the JEDEC specification.

The value of  $V_{REF}$  (which directly affects the conformance upper limit) is set to 0.6V for the compliance limit set used. You may choose to use the User Defined Limit feature in the application to perform this test against a customized test limit set based on different values of  $V_{REF}$ 

## **Signals of Interest**

Mode Supported: LPDDR2 only

Signal cycle of interest: WRITE

Signal(s) of Interest:

- Data Signals (supported by Data Strobe Signals) OR
- Data Mask Signals (supported by Data Strobe Signals)

Signals required to perform the test on the oscilloscope:

- Pin Under Test, PUT any signal of interest, as defined above
- Supporting Pin Data Strobe Signals

# **Test Definition Notes from the Specification**

Table 73 Single-ended AC and DC Input Levels for DQ and DM

Symbol	Parameter	LPDDR2-1066 to	LPDDR2-466	LPDDR2-400 to LPDDR2-200		Units	Notes
		Min	Max	Min	Max		
$V_{ILDQ(AC)}$	AC input logic LOW	Note 2	V <sub>REF</sub> - 0.220	Note 2	V <sub>REF</sub> - 0.300	V	1,2,5

## **Test References**

See Table 76 - Single-ended AC and DC Input Levels for DQ and DM in the *JESD209-2B*.

## **PASS Condition**

The voltage level at tDS (DM and DQ input setup time in JEDEC specification) before the DQS midpoint for the low level voltage shall be less than or equal to the maximum  $V_{\rm ILDQ(AC)}$  value.

- 1 Acquire and split read and write bursts of the acquired signal.
- 2 Take the first valid WRITE burst found.
- 3 Find all valid falling DQ crossings that cross  $V_{\rm IL(AC)}$  in the burst.
- 4 For all DQ crossings found, locate all the following DQS crossings that cross midpoint. (0V is for differential DQS and  $V_{\rm REF}$  is for single ended DQS.)
- 5 Calculate the time where the test result is taken. Calculation is expressed as:  $T_{TESTRESULT} = T_{DQS\ MIDPOINT} tDS$ . (tDS DM and DQ input setup time in JEDEC specification which is due to speed grade.)
- **6** Take voltage level of DQ signal at  $T_{TESTRESULT}$  as the test result for  $V_{ILDQ(AC)}$ .
- 7 Collect all V<sub>ILDQ(AC)</sub>.
- 8 Determine the worst result from the set of V<sub>ILDQ(AC)</sub> measured.

# $V_{ILDQ(DC)}$ Test

 $V_{IL}$  Input Logic Low (Data, Mask) test can be divided into two sub tests:  $V_{ILDQ(AC)}$  test and  $V_{ILDQ(DC)}$  test.

V<sub>ILDQ(DC)</sub> - DC Input Logic Low (Data, Mask).

The purpose of this test is to verify that the histogram max low level voltage value of the test signal within a valid sampling window is within the conformance limits of the  $V_{\rm ILDQ(DC)}$  value specified in the JEDEC specification.

The value of  $V_{REF}$  (which directly affects the conformance upper limit) is set to 0.6V for the compliance limit set used. You may choose to use the User Defined Limit feature in the application to perform this test against a customized test limit set based on different values of  $V_{REF}$ 

The value of  $V_{\rm SSQ}$  (which directly affects the conformance lower limit) is set to 0V for the compliance limit set used. You may choose to use the User Defined Limit feature in the application to perform this test against a customized test limit set based on different values of  $V_{\rm SSQ}$ .

## Signals of Interest

Mode Supported: LPDDR2 only

Signal cycle of interest: WRITE

Signal(s) of Interest:

- Data Signals (supported by Data Strobe Signals) OR
- Data Mask Signals (supported by Data Strobe Signals)

Signals required to perform the test on the oscilloscope:

- Pin Under Test, PUT any signal of interest, as defined above
- Supporting Pin Data Strobe Signals

## **Test Definition Notes from the Specification**

Table 74 Single-ended AC and DC Input Levels for DQ and DM

Symbol	Parameter	LPDDR2-1066 to	LPDDR2-466	LPDDR2-400 to LPDDR2-200		Units	Notes
		Min	Max	Min	Мах		
V <sub>ILDQ(DC)</sub>	DC input logic Low	V <sub>SSQ</sub>	V <sub>REF</sub> - 0.130	V <sub>SSQ</sub>	V <sub>REF</sub> - 0.200	V	1

### **Test References**

See Table 76 - Single-ended AC and DC Input Levels for DQ and DM in the *JESD209-2B*.

### **PASS Condition**

The maximum value of the test signal from tDS before the DQS midpoint to tDH after the DQS midpoint for the low level voltage shall be less than or equal to the maximum  $V_{\rm ILDQ(DC)}$  value.

## **Measurement Algorithm**

- 1 Acquire and split read and write bursts of the acquired signal.
- 2 Take the first valid WRITE burst found.
- 3 Find all valid falling DQ crossings that cross  $V_{\rm IL(AC)}$  in the burst.
- 4 For all DQ crossings found, locate all the following DQS crossings that cross midpoint. (0V is for differential DQS and  $V_{\rm REF}$  is for single ended DQS.)
- **5** Set up histogram function settings.
  - Ax: X-time position where tDS (DM and DQ input setup time in JEDEC specification) before DQS crossing midpoint.
  - Bx: X-time position where tDH (DM and DQ input hold time in JEDEC specification) after DQS crossing midpoint.
  - Ay: Top of the displaying window just to make sure it covers the maximum level of the respective signal.
  - By: Y-position at the  $V_{REF}$  voltage level.
- **6** Take the 'Max' value of the histogram as the test result for  $V_{\rm ILDO(DC)}$ .
- 7 Collect all V<sub>ILDQ(DC)</sub>.
- 8 Determine the worst result from the set of  $V_{\rm ILDQ(DC)}$  measured.

158



# **Single-Ended Signals AC Parameters Tests for Strobe Signals**

Probing for Single-Ended Signals AC Input Parameters Tests for Strobe Signals 160


VSEH(AC) (strobe) Test 163

VSEL(AC) (strobe) Test 165

This section provides the Methods of Implementation (MOIs) for Single-Ended Signals AC tests for Strobe Signals using an Agilent Infiniium oscilloscope, recommended InfiniiMax 116xA or 113xA probe amplifiers, differential solder-in probe head and the DDR2(+LP) Compliance Test Application.

# Probing for Single-Ended Signals AC Input Parameters Tests for Strobe Signals

When performing the Single-Ended Signals AC Input Parameters tests for Strobe Signals, the DDR2(+LP) Compliance Test Application will prompt you to make the proper connections. The connection for the Single-Ended Signals AC Input Parameters tests may look similar to the following diagram. Refer to the Connection tab in DDR2(+LP) Electrical Performance Compliance application for the exact number of probe connections.



**Figure 10** Probing for Single-Ended Signals AC Input Parameters Tests for Strobe Signals with Two Probes

You can use any of the oscilloscope channels as Pin Under Test (PUT) source channel. You can identify the channels used for each signal in the Configuration tab of the DDR2(+LP) Compliance Test Application. (The channels shown in Figure 10 are just examples).

For more information on the probe amplifiers and differential probe heads, see Chapter 20, "InfiniiMax Probing," starting on page 503.

### **Test Procedure**

- 1 Start the automated test application as described in "Starting the DDR2(+LP) Compliance Test Application" on page 43.
- **2** Ensure that the RAM reliability test software is running on the computer system where the LPDDR2 Device Under Test (DUT) is attached. This software will perform a test on all unused RAM on the system by producing a repetitive burst of read-write data signals to the LPDDR2 memory.
- **3** Connect the differential solder-in probe head to the PUTs on the LPDDR2 devices.
- 4 Connect the oscilloscope probes to any channels of the oscilloscope.
- 5 In the DDR2(+LP) Test application, click the Set Up tab.
- **6** Select the Speed Grade options. For the Single-Ended Signals AC Input Parameters Tests for Strobe Signals, you can select any LPDDR2 speed grade within the selection. To see the LPDDR2 Speed Grades, check the Low Power box.
- 7 Type in or select the Device Identifier as well as User Description from the drop-down list. Enter your comments in the Comments text box.
- **8** Click the Select Tests tab and check the tests you want to run. Check the parent node or group to check all the available tests within the group.




Figure 11 Selecting Single-Ended Signals AC Input Parameters Tests for Strobe Signals

**9** Follow the DDR2(+LP) Test application's task flow to set up the configuration options, run the tests and view the tests results.

# V<sub>SEH(AC)</sub> (strobe) Test

Single-ended Signal Tests for Strobe Tests can be divided into two subtests:  $V_{\rm SEH(AC)}$  and  $V_{\rm SEL(AC)}$ .

 $V_{SEH(AC)}$  - Single-ended High Level Voltage.

The purpose of this test is to verify that the maximum high pulse voltage must be within the conformance limit of the  $V_{\rm SEH(AC)}$  value as specified in the JEDEC specification.

The value of  $V_{\rm DDQ}$  (which directly affects the conformance limit) is set to 1.2V for the compliance limit set used. You may choose to use the User Defined Limit feature in the application to perform this test against a customized test limit set based on different values of  $V_{\rm DDQ}$ .

# **Signals of Interest**

Mode Supported: LPDDR2 only

Signal cycle of interest: WRITE

Signal(s) of Interest:

• Data Strobe Signal (supported by Data Signals)

Signals required to perform the test on the oscilloscope:

- Pin Under Test, PUT Data Strobe Signals
- Supporting Pin Data Signals

# **Test Definition Notes from the Specification**

**Table 75** LPDDR2 Single-ended Levels for CK\_t, DQS\_t, CK\_c, and DQS\_c

Symbol	Parameter	LPDDR2-1066 to LPDDR2-466		LPDDR2-400 to LPDDR2-200		Units	Notes
		Min	Max	Min	Max		
V <sub>SEH(AC)</sub>	Single-ended high level for strobes	$(V_{DDQ}/2) + 0.220$	Note 3	$(V_{DDQ}/2) + 0.300$	Note 3	V	1,2

## **Test References**

See Table 79 - Single-ended Levels for CK\_t, DQS\_t, CK\_c, and DQS\_c in the *JESD209-2B*.

## **PASS Condition**

The worst measured  $V_{SEH(AC)}$  shall be within the specification limit.

- 1 Acquire and split read and write bursts of the acquired signal.
- 2 Take the first valid WRITE burst found.
- 3 Find all valid strobe positive pulses in this burst. A valid strobe positive pulse starts at the  $V_{REF}$  crossing on a valid strobe rising edge and ends at the  $V_{REF}$  crossing on the following valid strobe falling edge.
- 4 For the first valid strobe positive pulse, zoom in on the pulse so that it appears on the oscilloscope's display and perform TMAX. Then perform VTIME at the found TMAX to get the maximum voltage of the pulse. Take the VTIME measurement result as the  $V_{\rm SEH(AC)}$  value.
- **5** Continue the previous step for the rest of the valid strobe positive pulses that were found in the burst.
- **6** Determine the worst result from the set of  $V_{SEH(AC)}$  measured.

# V<sub>SEL(AC)</sub> (strobe) Test

Single-ended Signal Tests for Strobe Tests can be divided into two subtests:  $V_{\rm SEH(AC)}$  and  $V_{\rm SEL(AC)}$ .

V<sub>SEL(AC)</sub> - Single-ended Low Level Voltage.

The purpose of this test is to verify that the minimum low pulse voltage must be within the conformance limit of the  $V_{SEL(AC)}$  value as specified in the JEDEC specification.

The value of  $V_{\rm DDQ}$  (which directly affects the conformance limit) is set to 1.2V for the compliance limit set used. You may choose to use the User Defined Limit feature in the application to perform this test against a customized test limit set based on different values of  $V_{\rm DDQ}$ .

## **Signals of Interest**

Mode Supported: LPDDR2 only

Signal cycle of interest: WRITE

Signal(s) of Interest:

• Data Strobe Signal (supported by Data Signals)

Signals required to perform the test on the oscilloscope:

- Pin Under Test, PUT Data Strobe Signals
- Supporting Pin Data Signals

# **Test Definition Notes from the Specification**

**Table 76** LPDDR2 Single-ended Levels for CK\_t, DQS\_t, CK\_c, and DQS\_c

Symbol	Parameter	LPDDR2-1066 t	LPDDR2-1066 to LPDDR2-466		LPDDR2-400 to LPDDR2-200		
		Min	Max	Min	Max		
V <sub>SEL(AC)</sub>	Single-ended low level for strobes	Note 3	(V <sub>DDQ</sub> /2) - 0.220	Note 3	(V <sub>DDQ</sub> /2) - 0.300	V	1,2

#### **Test References**

See Table 79 - Single-ended Levels for CK\_t, DQS\_t, CK\_c, and DQS\_c in the *JESD209-2B*.

## **PASS Condition**

The worst measured  $V_{SEL(AC)}$  shall be within the specification limit.

- 1 Acquire and split read and write bursts of the acquired signal.
- 2 Take the first valid WRITE burst found.
- 3 Find all valid strobe negative pulses in this burst. A valid strobe negative pulse starts at the  $V_{\rm REF}$  crossing on a valid strobe falling edge and ends at the  $V_{\rm REF}$  crossing on the following valid strobe rising edge.
- 4 For the first valid strobe negative pulse, zoom in on the pulse so that it appears on the oscilloscope's display and perform TMIN. Then perform VTIME at the found TMIN to get the minimum voltage of the pulse. Take the VTIME measurement result as the  $V_{\rm SEL(AC)}$  value.
- **5** Continue the previous step for the rest of the valid strobe negative pulses that were found in the burst.
- **6** Determine the worst result from the set of  $V_{SEL(AC)}$  measured.



# **Single-Ended Signals AC Parameters Tests for Clocks**

Probing for Single-Ended Signals AC Input Parameters Tests for Clocks 168

VSEH(AC) (clock) Test 170

VSEL(AC) (clock) Test 172

VIHCKE Test - Input Logic High (Clock Enable) Test 174

VILCKE Test - Input Logic Low (Clock Enable) Test 176

This section provides the Methods of Implementation (MOIs) for Single-Ended Signals AC tests for Clocks using an Agilent Infiniium oscilloscope, recommended InfiniiMax 116xA or 113xA probe amplifiers, differential solder-in probe head and the DDR2(+LP) Compliance Test Application.

# **Probing for Single-Ended Signals AC Input Parameters Tests for Clocks**

When performing the Single-Ended Signals AC Input Parameters tests for Clocks, the DDR2(+LP) Compliance Test Application will prompt you to make the proper connections. The connection for the Single-Ended Signals AC Input Parameters tests for Clocks may look similar to the following diagram. Refer to the Connection tab in DDR2(+LP) Electrical Performance Compliance application for the exact number of probe connections.




Figure 12 Probing for Single-Ended Signals AC Input Parameters Tests for Clocks with Two Probes

You can use any of the oscilloscope channels as Pin Under Test (PUT) source channel. You can identify the channels used for each signal in the Configuration tab of the DDR2(+LP) Compliance Test Application. (The channels shown in Figure 12 are just examples).

For more information on the probe amplifiers and differential probe heads, see Chapter 20, "InfiniiMax Probing," starting on page 503.

#### **Test Procedure**

- 1 Start the automated test application as described in "Starting the DDR2(+LP) Compliance Test Application" on page 43.
- **2** Ensure that the RAM reliability test software is running on the computer system where the LPDDR2 Device Under Test (DUT) is

attached. This software will perform a test on all unused RAM on the system by producing a repetitive burst of read-write data signals to the LPDDR2 memory.

- **3** Connect the differential solder-in probe head to the PUTs on the LPDDR2 devices.
- 4 Connect the oscilloscope probes to any channels of the oscilloscope.
- 5 In the DDR2(+LP) Test application, click the Set Up tab.
- **6** Select the Speed Grade options. For the Single-Ended Signals AC Input Parameters Tests for Clocks, you can select any LPDDR2 speed grade within the selection. To see the LPDDR2 Speed Grades, check the Low Power box.
- 7 Type in or select the Device Identifier as well as User Description from the drop-down list. Enter your comments in the Comments text box.
- **8** Click the Select Tests tab and check the tests you want to run. Check the parent node or group to check all the available tests within the group.




Figure 13 Selecting Single-Ended Signals AC Input Parameters Tests for Clocks

**9** Follow the DDR2(+LP) Test application's task flow to set up the configuration options, run the tests and view the tests results.

# $V_{SEH(AC)}$ (clock) Test

Single-ended Signal Tests for Clock Tests can be divided into two subtests:  $V_{\rm SEH(AC)}$  and  $V_{\rm SEL(AC)}$ .

V<sub>SEH(AC)</sub> - Single-ended High Level Voltage (clock).

The purpose of this test is to verify that the maximum high pulse voltage must be within the conformance limit of the  $V_{\rm SEH(AC)}$  value as specified in the JEDEC specification.

The value of  $V_{DDCA}$  (which directly affects the conformance limit) is set to 1.2V for the compliance limit set used. You may choose to use the User Defined Limit feature in the application to perform this test against a customized test limit set based on different values of  $V_{DDCA}$ .

## **Signals of Interest**

Mode Supported: LPDDR2 only

Signal cycle of interest: WRITE

Signal(s) of Interest:

· Clock Signals

Signals required to perform the test on the oscilloscope:

• Pin Under Test, PUT - Clock Signals

# **Test Definition Notes from the Specification**

Table 77 LPDDR2 Single-ended Levels for CK\_t, DQS\_t, CK\_c, and DQS\_c

Symbol	Parameter	LPDDR2-1066 to LPDDR2-466		LPDDR2-1066 to LPDDR2-466 LPDDR2-400 to LPDDR2-200		LPDDR2-400 to LPDDR2-200		Units	Notes
		Min	Max	Min	Max				
V <sub>SEH(AC)</sub>	Single-ended high level for CK_t, CK_c	$(V_{DDCA}/2) + 0.220$	Note 3	$(V_{DDCA}/2) + 0.300$	Note 3	V	1,2		

## **Test References**

See Table 79 - Single-ended Levels for CK\_t, DQS\_t, CK\_c, and DQS\_c in the *JESD209-2B*.

#### **PASS Condition**

The worst measured  $V_{\rm SEH(AC)}$  shall be within the specification limit.

- 1 Pre-condition the oscilloscope.
- 2 Trigger on a rising edge of the clock signal under test.
- 3 Find all valid Clock positive pulses in the entire waveform. A valid Clock positive pulse starts at the  $V_{\rm REF}$  crossing on a valid Clock rising edge and ends at the  $V_{\rm REF}$  crossing on the following valid Clock falling edge.
- 4 For the first valid Clock positive pulse, zoom in on the pulse so that it appears on the oscilloscope's display and perform TMAX. Then perform VTIME at the found TMAX to get the maximum voltage of the pulse. Take the VTIME measurement result as the  $V_{\rm SEH(AC)}$  value.
- **5** Continue the previous step for the rest of the valid Clock positive pulses that were found in the waveform.
- **6** Determine the worst result from the set of  $V_{\rm SEH(AC)}$  measured.

# V<sub>SEL(AC)</sub> (clock) Test

Single-ended Signal Tests for Clock Tests can be divided into two subtests:  $V_{\rm SEH(AC)}$  and  $V_{\rm SEL(AC)}$ .

 $V_{SEL(AC)}$  - Single-ended Low Level Voltage (clock).

The purpose of this test is to verify that the minimum low pulse voltage must be within the conformance limit of the  $V_{SEL(AC)}$  value as specified in the JEDEC specification.

The value of  $V_{DDCA}$  (which directly affects the conformance limit) is set to 1.2V for the compliance limit set used. You may choose to use the User Defined Limit feature in the application to perform this test against a customized test limit set based on different values of  $V_{DDCA}$ .

# **Signals of Interest**

Mode Supported: LPDDR2 only

Signal cycle of interest: WRITE

Signal(s) of Interest:

· Clock Signals

Signals required to perform the test on the oscilloscope:

• Pin Under Test, PUT - Clock Signals

# **Test Definition Notes from the Specification**

**Table 78** LPDDR2 Single-ended Levels for CK\_t, DQS\_t, CK\_c, and DQS\_c

Symbol	Parameter	LPDDR2-1066 to LPDDR2-466		LPDDR2-400 to LPDDR2-200		Units	Notes
		Min	Max	Min	Max		
V <sub>SEL(AC)</sub>	Single-ended low level for CK_t, CK_c	Note 3	(V <sub>DDCA</sub> /2) - 0.220	Note 3	(V <sub>DDCA</sub> /2) - 0.300	V	1,2

#### **Test References**

See Table 79 - Single-ended Levels for CK\_t, DQS\_t, CK\_c, and DQS\_c in the *JESD209-2B*.

#### **PASS Condition**

The worst measured  $V_{\mbox{\footnotesize SEL(AC)}}$  shall be within the specification limit.

- 1 Pre-condition the oscilloscope.
- 2 Trigger on a rising edge of the clock signal under test.
- 3 Find all valid Clock negative pulses in the entire waveform. A valid Clock negative pulse starts at the  $V_{REF}$  crossing on a valid Clock falling edge and ends at the  $V_{REF}$  crossing on the following valid Clock rising edge.
- 4 For the first valid Clock negative pulse, zoom in on the pulse so that it appears on the oscilloscope's display and perform TMIN. Then perform VTIME at the found TMIN to get the minimum voltage of the pulse. Take the VTIME measurement result as the  $V_{\rm SEL(AC)}$  value.
- **5** Continue the previous step for the rest of the valid Clock negative pulses that were found in the waveform.
- **6** Determine the worst result from the set of  $V_{\rm SEL(AC)}$  measured.

# **VIHCKE Test - Input Logic High (Clock Enable) Test**

The purpose of this test is to verify that the mode of histogram of the high level voltage value of the test signal within a valid sampling window is greater than the conformance lower limits of the VIHCKE value specified in the JEDEC specification.

The value of VDDCA which directly affect the conformance lower limit is set to 1.2V for the compliance limit set used. User may choose to use the UDL (User Defined Limit) feature in the application to perform this test against a customize test limit set based on different values of VDDCA.

## Signals of Interest

Mode Supported: LPDDR2 only

Signal cycle of interest: WRITE

Require Read/Write separation: No

Signal(s) of Interest:

• Clock Enable Signal

Required Signals that are needed to perform this test on oscilloscope:

• Pin Under Test, PUT = any of the signal of interest defined above.

## **Test Definition Notes from the Specification**

Table 79 LPDDR2 Single-Ended AC and DC Input Levels for CKE

Symbol	Parameter	Min	Max	Units	Notes
V <sub>IHCKE</sub>	CKE Input High Level	0.8 * VDDCA	Note 1	V	1

#### **Test References**

See Table 75 - Single-Ended AC and DC Input Levels for CKE in the JESD209-2B.

## **PASS Condition**

The mode value for the high level voltage shall be greater than or equal to the minimum VIHCKE value.

- 1 Sample/acquire signal data.
- 2 Find all valid positive pulses. A valid positive pulse starts at  $V_{REF}$  crossing at valid rising edge and end at  $V_{REF}$  crossing at the following valid falling edge (See notes on threshold).
- **3** Zoom in on the first valid positive pulse and perform VTOP measurement. Take the VTOP measurement results as VIHCKE value.
- 4 Continue the previous step with another 9 valid positive pulses.
- **5** Determine the worst result from the set of VIHCKE measured.

# **VILCKE Test - Input Logic Low (Clock Enable) Test**

The purpose of this test is to verify that the mode of histogram of the low level voltage value of the test signal within a valid sampling window is lower than the conformance maximum limits of the VILCKE value specified in the JEDEC specification.

The value of VDDCA which directly affect the conformance maximum limit is set to 1.2V for the compliance limit set used. User may choose to use the UDL (User Defined Limit) feature in the application to perform this test against a customize test limit set based on different values of VDDCA.

## Signals of Interest

Mode Supported: LPDDR2 only

Signal cycle of interest: WRITE

Require Read/Write separation: No

Signal(s) of Interest:

• Clock Enable Signal

Required Signals that are needed to perform this test on oscilloscope:

• Pin Under Test, PUT = any of the signal of interest defined above.

## **Test Definition Notes from the Specification**

Table 80 LPDDR2 Single-Ended AC and DC Input Levels for CKE

Symbol	Parameter	Min	Max	Units	Notes
V <sub>ILCKE</sub>	CKE Input Low Level	Note 1	0.2 * VDDCA	V	1

#### **Test References**

See Table 75 - Single-Ended AC and DC Input Levels for CKE in the *JESD209-2B*.

## **PASS Condition**

The mode value for the low level voltage shall be less than or equal to the maximum VILCKE value.

- 1 Sample/acquire signal data.
- 1 Find all valid negative pulses. A valid negative pulse starts at VREF crossing at valid falling edge and end at VREF crossing at the following rising valid edge (See notes on threshold).
- **2** Zoom in on the first valid negative pulse and perform VBASE measurement. Take the VBASE measurement results as VILCKE value.
- **3** Continue the previous step with another 9 valid negative pulses.
- 4 Determine the worst result from the set of VILCKE measured.

8 Single-Ended Signals AC Parameters Tests for Clocks





# Single-Ended Signals Overshoot/Undershoot Tests

Probing for Overshoot/Undershoot Tests 180
AC Overshoot Test 182
AC Undershoot Test 186

This section provides the Methods of Implementation (MOIs) for Single-Ended Signals Overshoot/Undershoot tests using an Agilent Infiniium oscilloscope, recommended InfiniiMax 116xA or 113xA probe amplifiers, differential solder-in probe head and the DDR2(+LP) Compliance Test Application.

# **Probing for Overshoot/Undershoot Tests**

When performing the Single-Ended Signals Overshoot/Undershoot tests, the DDR2(+LP) Compliance Test Application will prompt you to make the proper connections as shown in the following diagram. Refer to the Connection tab in DDR2(+LP) Electrical Performance Compliance application for the exact number of probe connections.




Figure 14 Probing for Single-Ended Signals Overshoot/Undershoot Tests

You can use any of the oscilloscope channels as Pin Under Test (PUT) source channel. You can identify the channels used for each signal in the Configuration tab of the DDR2(+LP) Compliance Test Application. (The channel shown in Figure 14 is just an example).

For more information on the probe amplifiers and differential probe heads, see Chapter 20, "InfiniiMax Probing," starting on page 503.

## **Test Procedure**

- 1 Start the automated test application as described in "Starting the DDR2(+LP) Compliance Test Application" on page 43.
- **2** Ensure that the RAM reliability test software is running on the computer system where the DDR2/LPDDR2 Device Under Test (DUT) is attached. This software will perform test on all unused RAM on the

- system by producing repetitive burst of read-write data signals to the DDR2/LPDDR2 memory.
- **3** Connect the differential solder-in probe head to the PUTs on the DDR2/LPDDR2 devices.
- 4 Connect the oscilloscope probes to any channels of the oscilloscope.
- 5 In the DDR2(+LP) Test application, click the Set Up tab.
- 6 Select the Speed Grade options. For Single-Ended Signals Overshoot/Undershoot tests, you can select any speed grade within the selection. To select one of the LPDDR2 speed grades, check the Low Power box.
- 7 Type in or select the Device Identifier as well as User Description from the drop-down list. Enter your comments in the Comments text box.
- **8** Click the Select Tests tab and check the tests you want to run. Check the parent node or group to check all the available tests within the group.




Figure 15 Selecting Single-Ended Signals Overshoot/Undershoot Tests

**9** Follow the DDR2(+LP) Test application's task flow to set up the configuration options, run the tests and view the tests results.

#### **AC Overshoot Test**

The Overshoot test can be divided into two subtests: Overshoot amplitude and overshoot area. The purpose of this test is to verify that the overshoot value of the test signal from all region is lower than or equal to the conformance limit of the maximum peak amplitude allowed for overshoot test as specified in the JEDEC specification.

When there is an overshoot, the overshoot area is calculated based on the overshoot width. The overshoot area should be lower than or equal to the conformance limit of the maximum overshoot area allowed as specified in the JEDEC specification.

#### Signals of Interest

Mode Supported: DDR2, LPDDR2

Signal cycle of interest: **READ** or **WRITE** 

Signal(s) of Interest:

- Data Signal OR
- Data Strobe Signal OR
- · Address Signal OR
- Control Signal OR
- Data Mask Control Signal OR
- · Clock Signal

Signals required to perform the test on the oscilloscope:

• Pin Under Test, PUT - any signal of interest, as defined above

## **Test Definition Notes from the Specification**

Table 81 AC Overshoot Specification for Address and Control Pins

I

I

I

#### A0-A15, BA0-BA2, CS, RAS, CAS, WE, CKE, ODT

Parameter		Specification					
	DDR2-400	DDR2-533	DDR2-667	DDR2-800			
Maximum peak amplitude allowed for overshoot area	0.5(0.9) <sup>1</sup> V	0.5(0.9) <sup>1</sup> V	0.5(0.9) <sup>1</sup> V	0.5(0.9) <sup>1</sup> V			
Maximum overshoot area above V <sub>DD</sub>	1.33 V-ns	1.0 V-ns	0.8 V-ns	0.66 V-ns			

Table 82 AC Overshoot Specification for Clock, Data, Strobe and Mask Pins

## DQ, (U/L/R)DQS, $\overline{(U/L/R)DQS}$ , DM, CK, $\overline{CK}$

Parameter		Specification				
		DDR2-533	DDR2-667	DDR2-800		
Maximum peak amplitude allowed for overshoot area	0.5 V	0.5 V	0.5 V	0.5 V		
Maximum overshoot area above V <sub>DDQ</sub>	0.38 V-ns	0.28 V-ns	0.23 V-ns	0.23 V-ns		





Figure 75 — AC overshoot and undershoot definition for address and control pin-



igure 76 — AC overshoot and undershoot definition for clock, data, strobe, and mask pins

 Table 83
 AC Overshoot Specification for Address and Control Pins (DDR2-1066)

#### A0-A15, BA0-BA2, CS, RAS, CAS, WE, CKE, ODT


Parameter	Specification
	DDR2-1066
Maximum peak amplitude allowed for overshoot area	0.5(0.9) <sup>1</sup> V
Maximum overshoot area above V <sub>DD</sub>	0.5 V-ns

I

Table 84 AC Overshoot Specification for Clock, Data, Strobe and Mask Pins (DDR2-1066)

#### DQ, (U/L/R)DQS, $\overline{(U/L/R)DQS}$ , DM, CK, $\overline{CK}$

Parameter	Specification
	DDR2-1066
Maximum peak amplitude allowed for overshoot area	0.5 V
Maximum overshoot area above V <sub>DDQ</sub>	0.19 V-ns






Figure 67 — AC overshoot and undershoot definition for address and control pins

Figure 68 — AC overshoot and undershoot definition for clock, data, strobe, and mask pins

Table 85 Table 88 - LPDDR2 AC Overshoot/Undershoot Specification

Parameter		1066	933	800	667	533	466	400	333	266	200	Units
Maximum peak amplitude allowed for overshoot area	Max		0.35									
Maximum peak amplitude allowed for undershoot area	Max		0.35						V			
Maximum area above V <sub>DD</sub>	Max	0.15	0.17	0.20	0.24	0.30	0.35	0.40	0.48	0.60	0.80	V-ns
Maximum area below V <sub>SS</sub>	Max	0.15	0.17	0.20	0.24	0.30	0.35	0.40	0.48	0.60	0.80	V-ns

#### **Test References**

See Table 24 - AC Overshoot/Undershoot Specification for Address and Control Pins and Table 25 - AC Overshoot/Undershoot Specification for Clock, Data, Strobe and Mask Pins in the *JEDEC Standard JESD79-2E*.

Also See Table 24 - AC Overshoot/Undershoot Specification for Address and Control Pins and Table 25 - AC Overshoot/Undershoot Specification for Clock, Data, Strobe and Mask Pins in the *JESD208*.

Also see Table 88 - AC Overshoot/Undershoot Specification in the *JESD209-2B*.

#### **PASS Condition**

The measured maximum voltage value of the test signal should be less than or equal to the maximum overshoot value. The calculated overshoot area value should be less than or equal to the maximum overshoot area allowed.

- 1 Set the number of sampling points to 2M samples.
- **2** Sample/acquire signal data and perform signal conditioning to maximize the screen resolution (vertical scale adjustment).
- **3** Use TMAX, VMAX to get a timestamp of the maximum voltage on all regions of acquired waveform.
- 4 Perform manual zoom on waveform to maximize peak area.
- **5** Find the edges before and after the Overshoot Point at the Supply Reference Level in order to calculate the maximum overshoot length duration. The table below shows the supply reference level for each pin group.

Pin	Supply Reference Level
DDR2 Address and Control Pin	$V_{\mathrm{DD}}$
DDR2 Clock, Data, Strobe, and Mask Pin	$ m V_{DDQ}$
LPDDR2 Address, Control, Clock, Chip Select, and Clock Enable	$V_{ m DDCA}$
LPDDR2 Data, Strobe, Mask	$ m V_{DDQ}$

- **6** Calculate the overshoot amplitude. Overshoot amplitude = VMAX - supply reference level (Refer to the table above.)
- 7 Calculate the overshoot area (V-ns)
  - **a** Area of calculation is based on the area of calculation of a triangle where the overshoot width is used as the triangle base and the overshoot amplitude is used as the triangle height.
  - **b** Area = 0.5 \* base \* height.
- 8 Compare the test results with the compliance test limits.

#### **AC Undershoot Test**

The Undershoot Test can be divided into two sub-tests: Undershoot amplitude and Undershoot area. The purpose of this test is to verify that the undershoot value of the test signal from all region is lower than or equal to the conformance limit of the maximum peak amplitude allowed for undershoot test as specified in the JEDEC specification.

When there is an undershoot, the undershoot area is calculated based on the undershoot width. The undershoot area should be lower than or equal to the conformance limit of the maximum undershoot area allowed as specified in the JEDEC specification.

#### Signals of Interest

Mode Supported: DDR2, LPDDR2

Signal cycle of interest: **READ** or **WRITE** 

Signal(s) of Interest:

- Data Signal OR
- Data Strobe Signal OR
- · Address Signal OR
- Control Signal OR
- Data Mask Control Signal OR
- · Clock Signal

Signals required to perform the test on the oscilloscope:

• Pin Under Test, PUT - any signal of interest, as defined above

## **Test Definition Notes from the Specification**

Table 86 AC Undershoot Specification for Address and Control Pins

I

I

#### A0-A15, BA0-BA2, CS, RAS, CAS, WE, CKE, ODT

Parameter		Specification					
	DDR2-400	DDR2-533	DDR2-667	DDR2-800			
Maximum peak amplitude allowed for undershoot area	0.5(0.9) <sup>1</sup> V	0.5(0.9) <sup>1</sup> V	0.5(0.9) <sup>1</sup> V	0.5(0.9) <sup>1</sup> V			
Maximum undershoot area below V <sub>SS</sub>	1.33 V-ns	1.0 V-ns	0.8 V-ns	0.66 V-ns			

 Table 87
 AC Undershoot Specification for Clock, Data, Strobe and Mask Pins

## DQ, (U/L/R)DQS, $\overline{(U/L/R)DQS}$ , DM, CK, $\overline{CK}$

Parameter		Specification				
		DDR2-533	DDR2-667	DDR2-800		
Maximum peak amplitude allowed for undershoot area	0.5 V	0.5 V	0.5 V	0.5 V		
Maximum undershoot area below V <sub>SSQ</sub>	0.38 V-ns	0.28 V-ns	0.23 V-ns	0.23 V-ns		




Figure 75 — AC overshoot and undershoot definition for address and control pin




Figure 76 — AC overshoot and undershoot definition for clock, data, strobe, and mask pins

 Table 88
 AC Undershoot Specification for Address and Control Pins (DDR2-1066)

#### A0-A15, BA0-BA2, CS, RAS, CAS, WE, CKE, ODT


Parameter	Specification
	DDR2-1066
Maximum peak amplitude allowed for undershoot area	0.5(0.9) <sup>1</sup> V
Maximum undershoot area below V <sub>SS</sub>	0.5 V-ns

I

Table 89 AC Undershoot Specification for Clock, Data, Strobe and Mask Pins (DDR2-1066)

## DQ, (U/L/R)DQS, $\overline{(U/L/R)DQS}$ , DM, CK, $\overline{CK}$

Parameter	Specification
	DDR2-1066
Maximum peak amplitude allowed for undershoot area	0.5 V
Maximum undershoot area below V <sub>SSQ</sub>	0.19 V-ns






Figure 67 — AC overshoot and undershoot definition for address and control pins

Figure 68 — AC overshoot and undershoot definition for clock, data, strobe, and mask pins

Table 90 Table 88 - LPDDR2 AC Overshoot/Undershoot Specification

Parameter		1066	933	800	667	533	466	400	333	266	200	Units
Maximum peak amplitude allowed for overshoot area	Max					0.35			•		•	V
Maximum peak amplitude allowed for undershoot area	Max		0.35						V			
Maximum area above V <sub>DD</sub>	Max	0.15	0.17	0.20	0.24	0.30	0.35	0.40	0.48	0.60	0.80	V-ns
Maximum area below V <sub>SS</sub>	Max	0.15	0.17	0.20	0.24	0.30	0.35	0.40	0.48	0.60	0.80	V-ns

#### **Test References**

See Table 24 - AC Overshoot/Undershoot Specification for Address and Control Pins and Table 25 - AC Overshoot/Undershoot Specification for Clock, Data, Strobe and Mask Pins, in the *JEDEC Standard JESD79-2E*.

Also See Table 24 - AC Overshoot/Undershoot Specification for Address and Control Pins and Table 25 - AC Overshoot/Undershoot Specification for Clock, Data, Strobe and Mask Pins in the *JESD208*.

Also see Table 88 - LPDDR2 AC Overshoot/Undershoot Specification in the *JESD209-2B*.

#### **PASS Condition**

The measured minimum voltage value for the test signal should be less than or equal to the maximum undershoot value. The calculated undershoot area value should be less than or equal to the maximum undershoot area allowed.

- 1 Set the number of sampling points to 2M samples.
- **2** Sample/acquire signal data and perform signal conditioning to maximize the screen resolution (vertical scale adjustment).
- **3** Use TMAX, VMAX to get a timestamp of the minimum voltage on all regions of acquired waveform.
- 4 Perform manual zoom on waveform to minimum peak area.
- **5** Find the edges before and after the Undershoot Point at the GND (~0V) Level in order to calculate the maximum undershoot length duration.
- **6** Calculate Undershoot amplitude. Undershoot amplitude = 0 - VMIN.
- 7 Calculate the undershoot area (V-ns)
  - **a** Area of calculation is based on the area of calculation of a triangle where the undershoot width is used as the triangle base and the undershoot amplitude is used as the triangle height.
  - **b** Area = 0.5 \* base \* height.
- 8 Compare the test results with the compliance test limits

**Single-Ended Signals Overshoot/Undershoot Tests** 



# 10 Differential Signals AC Input Parameters Tests

```
Probing for Differential Signals AC Input Parameters Tests 192

VID(AC), AC Differential Input Voltage - Test for DQS 194

VID(AC), AC Differential Input Voltage - Test for Clock 196

VIX(AC), AC Differential Input Cross Point Voltage - Test for DQS 198

VIX(AC), AC Differential Input Cross Point Voltage - Test for Clock 200

VIHdiff(AC) Test for DQS 202

VIHdiff(AC) Test for Clock 204

VIHdiff(DC) Test for DQS 206

VIHdiff(AC) Test for Clock 208

VILdiff(AC) Test for DQS 210

VILdiff(AC) Test for DQS 214

VILdiff(DC) Test for DQS 214

VILdiff(DC) Test for Clock 216
```

This section provides the Methods of Implementation (MOIs) for Differential Signals AC Input tests using an Agilent Infiniium oscilloscope, recommended InfiniiMax 116xA or 113xA probe amplifiers, differential solder-in probe head and the DDR2(+LP) Compliance Test Application.

# **Probing for Differential Signals AC Input Parameters Tests**

When performing the Differential Signals AC Input Parameters tests, the DDR2(+LP) Compliance Test Application will prompt you to make the proper connections. The connection for the Differential Signals AC Input Parameters tests may look similar to the following diagram. Refer to the Connection tab in DDR2(+LP) Electrical Performance Compliance application for the exact number of probe connections.




Figure 16 Probing for Differential Signals AC Input Parameters Tests with Three Probes

You can use any of the oscilloscope channels as Pin Under Test (PUT) source channel. You can identify the channels used for each signal in the Configuration tab of the DDR2(+LP) Compliance Test Application. (The channels shown in Figure 16 are just examples).

For more information on the probe amplifiers and differential probe heads, see Chapter 20, "InfiniiMax Probing," starting on page 503.

#### **Test Procedure**

- 1 Start the automated test application as described in "Starting the DDR2(+LP) Compliance Test Application" on page 43.
- **2** Ensure that the RAM reliability test software is running on the computer system where the DDR2/LPDDR2 Device Under Test (DUT) is attached. This software will perform test on all unused RAM on the

- system by producing repetitive burst of read-write data signals to the DDR2/LPDDR2 memory.
- 3 Connect the differential solder-in probe head to the PUTs on the DDR2/LPDDR2 devices.
- **4** Connect the oscilloscope probes to any channels of the oscilloscope.
- 5 In the DDR2(+LP) Test application, click the Set Up tab.
- 6 Select the Speed Grade options. For Differential Signals AC Input Parameters Tests that support DDR2, you can select any speed grade within the selection. To select a LPDDR2 Speed Grade (for tests that support LPDDR2), check the Low Power box.
- 7 Type in or select the Device Identifier as well as User Description from the drop-down list. Enter your comments in the Comments text box.
- 8 Click the Select Tests tab and check the tests you want to run. Check the parent node or group to check all the available tests within the group.




Figure 17 Selecting Differential Signals AC Input Parameters Tests

9 Follow the DDR2(+LP) Test application's task flow to set up the configuration options, run the tests and view the tests results.

# $V_{ID(AC)}$ , AC Differential Input Voltage - Test for DQS

The purpose of this test is to verify that magnitude differences between the input differential signal pairs value of the test signals is within the conformance limits of the  $V_{ID(AC)}$  as specified in the JEDEC specification.

The value of  $V_{\rm DDQ}$  which directly affects the conformance lower limit is set to 1.8V for the compliance limit set used. User may choose to use the UDL (User Defined Limit) feature in the application to perform this test against a customized test limit set based on different values of  $V_{\rm DDQ}$ .

#### Signals of Interest

Mode Supported: DDR2 only

Signal cycle of interest: WRITE

Require Read/Write separation: Yes

Signal(s) of Interest:

• Data Strobe Signals (supported by Data Signals)


Required Signals that are needed to perform this test on oscilloscope:

- Pin Under Test, PUT = Data Strobe Signals
- Supporting Pin = Data Signals

# **Test Definition Notes from the Specification**

**Table 91** Differential Input AC Logic Level

Symbol	Parameter	Min	Max	Units	Notes
V <sub>ID(AC)</sub>	AC differential input voltage	0.5	V <sub>DDQ</sub>	V	1,3




**Table 92** Differential Input AC Logic Level (DDR2-1066)

Symbol	Parameter	Min	Max	Units	Notes
V <sub>ID(AC)</sub>	AC differential input voltage	0.5	$V_{DDQ} + 0.6$	V	1

Figure 66 — Differential signal levels

JEDEC Standard No. 208



#### **Test References**

See Table 22 - Differential Input AC Logic Level in the JEDEC Standard JESD79-2E and Table 22 - Differential Input AC Logic Level in the JESD208.

#### **PASS Condition**

The calculated magnitude of the differential voltage of the test signals pair shall be within the conformance limits of the V<sub>ID(AC)</sub> value.

- 1 Sample/acquire data waveforms.
- 2 Use Subtract FUNC to generate the differential waveform from the two source inputs.
- 3 Split read and write burst of the acquired signal.
- 4 Take the first valid WRITE burst found.
- **5** Find all differential DQS crossing that cross 0V.
- **6** Within the first and second DQS crossing regions, perform VTOP on DQS,Gnd or /DQS,Gnd depending on which one is the positive pulse in current region. Next, perform VBASE on DQS,Gnd or /DQS,Gnd depending on which one is the negative pulse in the current region. Calculate  $V_{ID(AC)} = VTOP- VBASE$ .
- 7 Perform the previous step on all pairs of DQS crossing.
- 8 Determine the worst result from the set of V<sub>ID(AC)</sub> measured.

# $V_{ID(AC)}$ , AC Differential Input Voltage - Test for Clock

The purpose of this test is to verify that magnitude differences between the input differential signal pairs value of the test signals is within the conformance limits of the  $V_{ID(AC)}$  as specified in the JEDEC specification.

The value of  $V_{\rm DDQ}$  which directly affects the conformance lower limit is set to 1.8V for the compliance limit set used. User may choose to use the UDL (User Defined Limit) feature in the application to perform this test against a customized test limit set based on different values of  $V_{\rm DDQ}$ .

#### Signals of Interest

Mode Supported: DDR2 only

Signal cycle of interest: WRITE

Require Read/Write separation: No

Signal(s) of Interest:

· Clock Signals


Required Signals that are needed to perform this test on oscilloscope:

• Pin Under Test, PUT = Clock Signals.

# **Test Definition Notes from the Specification**

Table 93 Differential Input AC Logic Level

	Symbol	Parameter	Min	Max	Units	Notes
١	/ <sub>ID(AC)</sub>	AC differential input voltage	0.5	V <sub>DDQ</sub>	V	1,3




**Table 94** Differential Input AC Logic Level (DDR2-1066)

Symbol	Parameter	Min	Max	Units	Notes
V <sub>ID(AC)</sub>	AC differential input voltage	0.5	V <sub>DDQ</sub> + 0.6	V	1

Figure 66 — Differential signal levels

JEDEC Standard No. 208



#### **Test References**

See Table 22 - Differential Input AC Logic Level in the JEDEC Standard JESD79-2E and Table 22 - Differential Input AC Logic Level in the JESD208.

#### **PASS Condition**

The calculated magnitude of the differential voltage for the test signals pair shall be within the conformance limit of the V<sub>ID(AC)</sub> value.

- 1 Sample/acquire data waveforms.
- 2 Use Subtract FUNC to generate the differential waveform from the two source inputs.
- **3** Find the first 10 differential CLK crossing that cross 0V.
- 4 Within first and second CLK crossing region, perform VTOP on CLK,GND OR /CLK,GND depending on which one is the positive pulse in the current region. Next, perform VBASE on CLK,GND OR /CLK,GND depending on which one is the negative pulse in the current region. Calculate  $V_{ID(AC)} = VTOP - VBASE$ .
- 5 Perform the previous step on all pairs of CLK crossing until 10 measurement results are collected.
- $\boldsymbol{6}$  Determine the worst result from the set of  $V_{\rm ID(AC)}$  measured.

# $V_{IX(AC)}$ , AC Differential Input Cross Point Voltage - Test for DQS

The purpose of this test is to verify the crossing point voltage value of the input differential test signals pair is within the conformance limits of the  $V_{\rm IX(AC)}$  as specified in the JEDEC specification

The value of  $V_{\rm DDQ}$  which directly affects the conformance lower limit is set to 1.8V for the compliance limit set used. User may choose to use the UDL (User Defined Limit) feature in the application to perform this test against a customized test limit set based on different values of  $V_{\rm DDQ}$ .

#### Signals of Interest

Mode Supported: DDR2 only

Signal cycle of interest: WRITE

Require Read/Write separation: Yes

Signal(s) of Interest:

• Data Strobe Signals (supported by Data Signals)


Required Signals that are needed to perform this test on oscilloscope:

- Pin Under Test, PUT = Data Strobe Signals
- Supporting Pin = Data Signals

#### **Test Definition Notes from the Specification**

**Table 95** Differential Input AC Logic Level

Symbol	Parameter	Min	Max	Units	Notes
V <sub>IX(AC)</sub>	AC differential cross point voltage	0.5 * V <sub>DDQ</sub> - 0.175	0.5 * V <sub>DDQ</sub> + 0.175	V	2




**Table 96** Differential Input AC Logic Level (DDR2-1066)

Symbol	Parameter	Min	Max	Units	Notes
V <sub>IX(AC)</sub>	AC differential cross point voltage	0.5 * V <sub>DDQ</sub> - 0.175	0.5 * V <sub>DDQ</sub> + 0.175	V	2

Figure 66 — Differential signal levels

JEDEC Standard No. 208



#### **Test References**

See Table 22 - Differential Input AC Logic Level in the JEDEC Standard JESD79-2E and Table 22 - Differential Input AC Logic Level in the JESD208.

#### **PASS Condition**

The measured crossing point value for the differential test signals pair shall be within the conformance limit of the  $V_{IX(ac)}$  value.

- 1 Sample/acquire data waveforms.
- 2 Use Subtract FUNC to generate the differential waveform from the two source inputs.
- 3 Split read and write bursts of the acquired signal.
- 4 Take the first valid WRITE burst found.
- **5** Find all differential DQS crossing that cross 0V.
- 6 Use VTime to get the actual crossing point voltage value using the timestamp obtained
- 7 Determine the worst result from the set of  $V_{\rm IX(AC)}$  measured.

# $V_{IX(AC)}$ , AC Differential Input Cross Point Voltage - Test for Clock

The purpose of this test is to verify the crossing point voltage value of the input differential test signals pair is within the conformance limits of the  $V_{\rm IX(AC)}$  as specified in the JEDEC specification

The value of  $V_{\rm DDQ}$  which directly affects the conformance lower limit is set to 1.8V for the compliance limit set used. User may choose to use the UDL (User Defined Limit) feature in the application to perform this test against a customized test limit set based on different values of  $V_{\rm DDQ}$ .

#### Signals of Interest

Mode Supported: DDR2 only

Signal cycle of interest: WRITE

Require Read/Write separation: No

Signal(s) of Interest:

· Clock Signals


Required Signals that are needed to perform this test on oscilloscope:

• Pin Under Test, PUT = Clock Signals.

# **Test Definition Notes from the Specification**

**Table 97** Differential Input AC Logic Level

Symbol	Parameter	Min	Max	Units	Notes
V <sub>IX(AC)</sub>	AC differential cross point voltage	0.5 * V <sub>DDQ</sub> - 0.175	0.5 * V <sub>DDQ</sub> + 0.175	V	2




**Table 98** Differential Input AC Logic Level (DDR2-1066)

Symbol	Parameter	Min	Max	Units	Notes
V <sub>IX(AC)</sub>	AC differential cross point voltage	0.5 * V <sub>DDQ</sub> - 0.175	0.5 * V <sub>DDQ</sub> + 0.175	٧	2

Figure 66 - Differential signal levels

JEDEC Standard No. 208



#### **Test References**

See Table 22 - Differential Input AC Logic Level in the JEDEC Standard  $\it JESD79-2E$  and Table 22 - Differential Input AC Logic Level in the JESD208.

#### **PASS Condition**

The measured crossing point value for the differential test signals pair shall be within the conformance limit of the  $V_{IX(AC)}$  value.

- 1 Sample/acquire data waveforms.
- 2 Use Subtract FUNC to generate the differential waveform from the two source inputs.
- **3** Find the first 10 differential CLK crossing that cross 0V.
- 4 Use VTime to get the actual crossing point voltage value by using the timestamp obtained
- **5** Determine the worst result from the set of  $V_{IX(AC)}$  measured.

# $V_{IHdiff(AC)}$ Test for DQS

 $V_{IHdiff(AC)}$  - Differential AC Input Logic High Voltage Test for DQS.

The purpose of this test is to verify that the high level voltage value of the test signal within a valid sampling window must be within the conformance limit of the  $V_{IHdiff(AC)}$  value as specified in the JEDEC specification.

The value of  $V_{REF}$  which directly affects the conformance limit is set to 0.6V for the compliance limit set used. User may choose to use the UDL (User Defined Limit) feature in the application to perform this test against a customized test limit set based on different values of VREF.

The value of  $V_{IH(AC)}$  (which directly affect the conformance limit) is set to 0.9V for Speed Grades from LPDDR2-200 to LPDDR2-400 or 0.82V for Speed Grades from LPDDR2-466 to LPDDR2-1066 for the compliance limit set used. User may choose to use the UDL (User Defined Limit) feature in the application to perform this test against a customized test limit set based on different values of  $V_{IH(DC)}$ .

## Signals of Interest

Mode Supported: LPDDR2 only

Signal cycle of interest: WRITE

Require Read/Write separation: Yes

Signal(s) of Interest:

• Data Strobe Signals (supported by Data Signals)

Required Signals that are needed to perform this test on oscilloscope:

- Pin Under Test, PUT = Data Strobe Signals
- Supporting Pin = Data Signals

#### Test Definition Notes from the Specification

 Table 99
 LPDDR2 Differential AC and DC Input Levels

Symbol	Parameter	LPDDR2-1066 to LPDDR2-466		LPDDR2-400 to LPDDR2-200		Units	Notes
		Min	Max	Min	Max		
V <sub>IHdiff(AC)</sub>	Differential input high AC	2 x (V <sub>IH(AC)</sub> - V <sub>REF</sub> )	Note 3	2 x (V <sub>IH(AC)</sub> - V <sub>REF</sub> )	Note 3	V	2

#### **Test References**

See Table 77 - Differential AC and DC Input Levels in the JESD209-2B.

#### **PASS Condition**

The worst measured V<sub>IHdiff(AC)</sub> shall be within the specification limit.

- 1 Acquire and split read and write burst of the acquired signal. (See notes on DDR read/write separation.)
- **2** Take the first valid WRITE burst found.
- **3** Find all valid Strobe positive pulses in the burst. A valid Strobe positive pulse starts at 0 Volt crossing at valid Strobe rising edge (see notes on threshold) and ends at the 0V crossing on the following valid Strobe falling edge (see notes on threshold).
- 4 For the first valid Strobe positive pulse, zoom in on the pulse so that it appears on the oscilloscope's display, and perform the VTOP measurement. Take the VTOP measurement result as the V<sub>IHdiff(AC)</sub> value.
- 5 Continue the previous step for the rest of the valid Strobe positive pulses that were found in the burst.
- 6 Determine the worst result from the set of V<sub>IHdiff(AC)</sub> measured.

# $V_{IHdiff(AC)}$ Test for Clock

V<sub>IHdiff(AC)</sub> - Differential AC Input Logic High Voltage Test for Clock.

The purpose of this test is to verify that the high level voltage value of the test signal within a valid sampling window must be within the conformance limit of the  $V_{IHdiff(AC)}$  value as specified in the JEDEC specification.

The value of  $V_{REF}$  which directly affects the conformance limit is set to 0.6V for the compliance limit set used. User may choose to use the UDL (User Defined Limit) feature in the application to perform this test against a customize test limit set based on different values of  $V_{REF}$ .

The value of  $V_{IH(AC)}$  (which directly affect the conformance limit) is set to 0.9V for Speed Grades from LPDDR2-200 to LPDDR2-400 or 0.82V for Speed Grades from LPDDR2-466 to LPDDR2-1066 for the compliance limit set used. User may choose to use the UDL (User Defined Limit) feature in the application to perform this test against a customized test limit set based on different values of  $V_{IH(DC)}$ .

#### **Signals of Interest**

Mode Supported: LPDDR2 only

Signal cycle of interest: WRITE

Require Read/Write separation: No

Signal(s) of Interest:

Clock Signal

Required Signals that are needed to perform this test on oscilloscope:

• Pin Under Test, PUT = Clock Signals.

#### **Test Definition Notes from the Specification**

Table 100 LPDDR2 Differential AC and DC Input Levels

Symbol	Parameter	LPDDR2-1066 to LPDDR2-466		LPDDR2-400 to LPDDR2-200		Units	Notes
		Min	Max	Min	Max		
V <sub>IHdiff(AC)</sub>	Differential input high AC	2 x (V <sub>IH(AC)</sub> - V <sub>REF</sub> )	Note 3	2 x (V <sub>IH(AC)</sub> - V <sub>REF</sub> )	Note 3	V	2

#### **Test References**

See Table 77 - Differential AC and DC Input Levels in the JESD209-2B.

## **PASS Condition**

The worst measured V<sub>IHdiff(AC)</sub> shall be within the specification limit.

- 1 Pre-condition the oscilloscope.
- 2 Trigger on a rising edge of the clock signal under test.
- 3 Find all valid Clock positive pulses in the triggered waveform. A valid Clock positive pulse starts at the 0V crossing on a valid Clock rising edge (see notes on threshold) and ends at the 0V crossing on the following valid Clock falling edge (see notes on threshold).
- 4 For the first valid Clock positive pulse, zoom in on the pulse so that it appears on the oscilloscope's display, and perform the VTOP measurement. Take the VTOP measurement result as the V<sub>IHdiff(AC)</sub> value.
- **5** Continue the previous step for the rest of the valid Clock positive pulses.
- **6** Determine the worst result from the set of  $V_{IHdiff(AC)}$  measured.

# $V_{IHdiff(DC)}$ Test for DQS

V<sub>IHdiff(DC)</sub> - Differential DC Input Logic High Voltage Test for DQS.

The purpose of this test is to verify that the high level voltage value of the test signal within a valid sampling window must be within the conformance limit of the  $V_{IHdiff(DC)}$  value as specified in the JEDEC specification.

The value of  $V_{REF}$  (which directly affects the conformance limit) is set to 0.6V for the compliance limit set used. User may choose to use the UDL (User Defined Limit) feature in the application to perform this test against a customized test limit set based on different values of  $V_{REF}$ 

The value of  $V_{IH(DC)}$  which directly affects the conformance limit is set to 0.8V for Speed Grades from LPDDR2-200 to LPDDR2-400 or 0.73V for Speed Grades from LPDDR2-466 to LPDDR2-1066 for the compliance limit set used. User may choose to use the UDL (User Defined Limit) feature in the application to perform this test against a customized test limit set based on different values of  $V_{IH(DC)}$ .

## Signals of Interest

Mode Supported: LPDDR2 only

Signal cycle of interest: WRITE

Require Read/Write separation: Yes

Signal(s) of Interest:

• Data Strobe Signals (supported by Data Signals)

Required Signals that are needed to perform this test on oscilloscope:

- Pin Under Test, PUT = Data Strobe Signals
- Supporting Pin = Data Signals

#### Test Definition Notes from the Specification

Table 101 LPDDR2 Differential AC and DC Input Levels

Symbol	Parameter	LPDDR2-1066 to LPDDR2-466		LPDDR2-400 to LPDDR2-200		Units	Notes
		Min	Max	Min	Max		
V <sub>IHdiff(DC)</sub>	Differential input high DC	2 x (V <sub>IH(DC)</sub> - V <sub>REF</sub> )	Note 3	2 x (V <sub>IH(DC)</sub> - V <sub>REF</sub> )	Note 3	V	1

#### **Test References**

See Table 77 - Differential AC and DC Input Levels in the JESD209-2B.

#### **PASS Condition**

The worst measured V<sub>IHdiff(DC)</sub> shall be within the specification limit.

- 1 Acquire and split read and write bursts of the acquired signal. (See notes on DDR read/write separation.)
- **2** Take the first valid WRITE burst found.
- **3** Find all valid Strobe positive pulses in the burst. A valid Strobe positive pulse starts at the 0V crossing on a valid Strobe rising edge (see notes on threshold) and ends at the OV crossing on the following valid Strobe falling edge (see notes on threshold).
- 4 For the first valid Strobe positive pulse, zoom in on the pulse so that it appears on the oscilloscope's display, and perform the VTOP measurement. Take the VTOP measurement result as the V<sub>IHdiff(DC)</sub> value.
- 5 Continue the previous step for the rest of the valid Strobe positive pulse in the burst.
- 6 Determine the worst result from the set of V<sub>IHdiff(DC)</sub> measured.

# $V_{IHdiff(DC)}$ Test for Clock

V<sub>IHdiff(DC)</sub> - Differential DC Input Logic High Voltage Test for Clock.

The purpose of this test is to verify that the high level voltage value of the test signal within a valid sampling window must be within the conformance limit of the  $V_{IHdiff(DC)}$  value as specified in the JEDEC specification.

The value of  $V_{REF}$  which directly affects the conformance limit is set to 0.6V for the compliance limit set used. User may choose to use the UDL (User Defined Limit) feature in the application to perform this test against a customized test limit set based on different values of  $V_{REF}$ .

The value of  $V_{IH(DC)}$  which directly affects the conformance limit is set to 0.8V for Speed Grades from LPDDR2-200 to LPDDR2-400 or 0.73V for Speed Grades from LPDDR2-466 to LPDDR2-1066 for the compliance limit set used. User may choose to use the UDL (User Defined Limit) feature in the application to perform this test against a customized test limit set based on different values of  $V_{IH(DC)}$ .

#### **Signals of Interest**

Mode Supported: LPDDR2 only

Signal cycle of interest: WRITE

Require Read/Write separation: No

Signal(s) of Interest:

• Clock Signal

Required Signals that are needed to perform this test on oscilloscope:

• Pin Under Test, PUT = Clock Signals.

# **Test Definition Notes from the Specification**

Table 102 LPDDR2 Differential AC and DC Input Levels

Symbol	Parameter	LPDDR2-1066 to LPDDR2-466		LPDDR2-400 to LPDDR2-200		Units	Notes
		Min	Max	Min	Max		
V <sub>IHdiff(DC)</sub>	Differential input high DC	2 x (V <sub>IH(DC)</sub> - V <sub>REF</sub> )	Note 3	2 x (V <sub>IH(DC)</sub> - V <sub>REF</sub> )	Note 3	V	1

#### **Test References**

See Table 77 - Differential AC and DC Input Levels in the JESD209-2B.

## **PASS Condition**

The worst measured V<sub>IHdiff(DC)</sub> shall be within the specification limit.

- 1 Pre-condition the oscilloscope.
- 2 Trigger on a rising edge of the clock signal under test.
- 3 Find all valid Clock positive pulses in the triggered waveform. A valid Clock positive pulse starts at the 0V crossing on a valid Clock rising edge (see notes on threshold) and ends at the 0V crossing on the following valid Clock falling edge (see notes on threshold).
- 4 For the first valid Clock positive pulse, zoom in on the pulse so that it appears on the oscilloscope's display, and perform the VTOP measurement. Take the VTOP measurement result as the  $V_{IHdiff(DC)}$ value.
- **5** Continue the previous step for the rest of the valid Clock positive pulses.
- **6** Determine the worst result from the set of  $V_{IHdiff(DC)}$  measured.

# $V_{ILdiff(AC)}$ Test for DQS

V<sub>ILdiff(AC)</sub> - Differential AC Input Logic Low Voltage Test for DQS.

The purpose of this test is to verify that the low level voltage value of the test signal within a valid sampling window must be within the conformance limit of the  $V_{\rm ILdiff(AC)}$  value as specified in the JEDEC specification.

The value of  $V_{REF}$  which directly affects the conformance limit is set to 0.6V for the compliance limit set used. User may choose to use the UDL (User Defined Limit) feature in the application to perform this test against a customized test limit set based on different values of  $V_{REF}$ .

The value of  $V_{IL(AC)}$  which directly affects the conformance limit is set to 0.3V for Speed Grades from LPDDR2-200 to LPDDR2-400 or 0.38V for Speed Grades from LPDDR2-466 to LPDDR2-1066 for the compliance limit set used. User may choose to use the UDL (User Defined Limit) feature in the application to perform this test against a customized test limit set based on different values of  $V_{IH(DC)}$ .

## Signals of Interest

Mode Supported: LPDDR2 only

Signal cycle of interest: WRITE

Require Read/Write separation: Yes

Signal(s) of Interest:

• Data Strobe Signals (supported by Data Signals)

Required Signals that are needed to perform this test on oscilloscope:

- Pin Under Test, PUT = Data Strobe Signals
- Supporting Pin = Data Signals

#### Test Definition Notes from the Specification

Table 103 LPDDR2 Differential AC and DC Input Levels

Symbol	Parameter	LPDDR2-1066 to LPDDR2-466		LPDDR2-400 to LPDDR2-200		Units	Notes
		Min	Max	Min	Max		
V <sub>ILdiff(AC)</sub>	Differential input low AC	Note 3	2 x (V <sub>REF</sub> - V <sub>IL(AC)</sub> )	Note 3	2 x (V <sub>REF</sub> - V <sub>IL(AC)</sub> )	V	2

#### **Test References**

See Table 77 - Differential AC and DC Input Levels in the JESD209-2B.

#### **PASS Condition**

The worst measured V<sub>ILdiff(AC)</sub> shall be within the specification limit.

- 1 Acquire and split read and write bursts of the acquired signal. (See notes on DDR read/write separation.)
- **2** Take the first valid WRITE burst found.
- **3** Find all valid Strobe negative pulses in this burst. A valid Strobe negative pulse starts at the 0V crossing on a valid Strobe falling edge (see notes on threshold) and ends at the OV crossing on the following valid Strobe rising edge (see notes on threshold).
- 4 For the first valid Strobe negative pulse, zoom in on the pulse so that it appears on the oscilloscope's display, and perform the VBASE measurement. Take the VBASE measurement result as the V<sub>ILdiff(AC)</sub> value.
- **5** Continue the previous step for the rest of the valid Strobe negative pulses in the burst.
- **6** Determine the worst result from the set of  $V_{ILdiff(AC)}$  measured.

# $V_{ILdiff(AC)}$ Test for Clock

V<sub>ILdiff(AC)</sub> - Differential AC Input Logic Low Voltage Test for Clock.

The purpose of this test is to verify that the low level voltage value of the test signal within a valid sampling window must be within the conformance limit of the  $V_{\rm ILdiff(AC)}$  value as specified in the JEDEC specification.

The value of  $V_{REF}$  which directly affects the conformance limit is set to 0.6V for the compliance limit set used. User may choose to use the UDL (User Defined Limit) feature in the application to perform this test against a customized test limit set based on different values of  $V_{REF}$ .

The value of  $V_{\rm IL(AC)}$  which directly affects the conformance limit is set to 0.3V for Speed Grades from LPDDR2-200 to LPDDR2-400 or 0.38V for Speed Grades from LPDDR2-466 to LPDDR2-1066 for the compliance limit set used. User may choose to use the UDL (User Defined Limit) feature in the application to perform this test against a customized test limit set based on different values of  $V_{\rm IH(DC)}$ .

#### **Signals of Interest**

Mode Supported: LPDDR2 only

Signal cycle of interest: WRITE

Require Read/Write separation: No

Signal(s) of Interest:

• Clock Signal

Required Signals that are needed to perform this test on oscilloscope:

• Pin Under Test, PUT = Clock Signals.

# **Test Definition Notes from the Specification**

Table 104 LPDDR2 Differential AC and DC Input Levels

Symbol	Parameter	LPDDR2-1066 to LPDDR2-466		LPDDR2-400 to LPDDR2-200		Units	Notes
		Min	Max	Min	Max		
V <sub>ILdiff(AC)</sub>	Differential input low AC	Note 3	2 x (V <sub>REF</sub> - V <sub>IL(AC)</sub> )	Note 3	2 x (V <sub>REF</sub> - V <sub>IL(AC)</sub> )	V	2

#### **Test References**

See Table 77 - Differential AC and DC Input Levels in the JESD209-2B.

## **PASS Condition**

The worst measured V<sub>ILdiff(AC)</sub> shall be within the specification limit.

- **1** Pre-condition the oscilloscope.
- 2 Triggered on a rising edge of the clock signal under test.
- 3 Find all valid Clock negative pulses in the triggered waveform. A valid Clock negative pulse starts at the 0V crossing on a valid Clock falling edge (see notes on threshold) and ends at the 0V crossing on the following valid Clock rising edge (see notes on threshold).
- 4 For the first valid Clock negative pulse, zoom in on the pulse so that it appears on the oscilloscope's display, and perform the VBASE measurement. Take the VBASE measurement result as the V<sub>ILdiff(AC)</sub> value.
- 5 Continue the previous step for the rest of the valid Clock negative pulses.
- **6** Determine the worst result from the set of  $V_{ILdiff(AC)}$  measured.

# V<sub>ILdiff(DC)</sub> Test for DQS

V<sub>ILdiff(DC)</sub> - Differential DC Input Logic Low Voltage Test for DQS.

The purpose of this test is to verify that the low level voltage value of the test signal within a valid sampling window must be within the conformance limit of the  $V_{\rm ILdiff(DC)}$  value as specified in the JEDEC specification.

The value of  $V_{REF}$  which directly affects the conformance limit is set to 0.6V for the compliance limit set used. User may choose to use the UDL (User Defined Limit) feature in the application to perform this test against a customized test limit set based on different values of  $V_{REF}$ .

The value of  $V_{\rm IL(DC)}$  which directly affects the conformance limit is set to 0.4V for Speed Grades from LPDDR2-200 to LPDDR2-400 or 0.47V for Speed Grades from LPDDR2-466 to LPDDR2-1066 for the compliance limit set used. User may choose to use the UDL (User Defined Limit) feature in the application to perform this test against a customize test limit set based on different values of  $V_{\rm IH(DC)}$ .

## Signals of Interest

Mode Supported: LPDDR2 only

Signal cycle of interest: WRITE

Require Read/Write separation: Yes

Signal(s) of Interest:

• Data Strobe Signals (supported by Data Signals)

Required Signals that are needed to perform this test on oscilloscope:

- Pin Under Test, PUT = Data Strobe Signals
- Supporting Pin = Data Signals

#### Test Definition Notes from the Specification

Table 105 LPDDR2 Differential AC and DC Input Levels

Symbol	Parameter	LPDDR2-1066 to LPDDR2-466		LPDDR2-400 to LPDDR2-200		Units	Notes
		Min	Max	Min	Max		
V <sub>ILdiff(DC)</sub>	Differential input low DC	Note 3	2 x (V <sub>REF</sub> - V <sub>IL(DC)</sub> )	Note 3	2 x (V <sub>REF</sub> - V <sub>IL(DC)</sub> )	V	1

#### **Test References**

See Table 77 - Differential AC and DC Input Levels in the JESD209-2B.

#### **PASS Condition**

The worst measured V<sub>ILdiff(DC)</sub> shall be within the specification limit.

- 1 Acquire and split read and write bursts of the acquired signal. (See notes on DDR read/write separation.)
- **2** Take the first valid WRITE burst found.
- **3** Find all valid Strobe negative pulses in this burst. A valid Strobe negative pulse starts at the 0V crossing on a valid Strobe falling edge (see notes on threshold) and ends at the OV crossing on the following valid Strobe rising edge (see notes on threshold).
- 4 For the first valid Strobe negative pulse, zoom in on the pulse so that it appears on the oscilloscope's display, and perform the VBASE measurement. Take the VBASE measurement result as the V<sub>ILdiff(DC)</sub> value.
- **5** Continue the previous step for the rest of the valid Strobe negative pulses in the burst.
- **6** Determine the worst result from the set of  $V_{\rm ILdiff(DC)}$  measured.

# $V_{ILdiff(DC)}$ Test for Clock

V<sub>ILdiff(DC)</sub> - Differential DC Input Logic Low Voltage Test for Clock.

The purpose of this test is to verify that the low level voltage value of the test signal within a valid sampling window must be within the conformance limit of the  $V_{\rm ILdiff(DC)}$  value as specified in the JEDEC specification.

The value of  $V_{REF}$  which directly affects the conformance limit is set to 0.6V for the compliance limit set used. User may choose to use the UDL (User Defined Limit) feature in the application to perform this test against a customized test limit set based on different values of  $V_{REF}$ .

The value of  $V_{\rm IL(DC)}$  which directly affects the conformance limit is set to 0.4V for Speed Grades from LPDDR2-200 to LPDDR2-400 or 0.47V for Speed Grades from LPDDR2-466 to LPDDR2-1066 for the compliance limit set used. User may choose to use the UDL (User Defined Limit) feature in the application to perform this test against a customized test limit set based on different values of  $V_{\rm IH(DC)}$ .

#### **Signals of Interest**

Mode Supported: LPDDR2 only

Signal cycle of interest: WRITE

Require Read/Write separation: No

Signal(s) of Interest:

Clock Signal

Required Signals that are needed to perform this test on oscilloscope:

• Pin Under Test, PUT = Clock Signals.

# **Test Definition Notes from the Specification**

Table 106 LPDDR2 Differential AC and DC Input Levels

Symbol	Parameter	LPDDR2-1066 to LPDDR2-466		LPDDR2-400 to LPDDR2-200		Units	Notes
		Min	Max	Min	Max		
V <sub>ILdiff(DC)</sub>	Differential input low DC	Note 3	2 x (V <sub>REF</sub> - V <sub>IL(DC)</sub> )	Note 3	2 x (V <sub>REF</sub> - V <sub>IL(DC)</sub> )	V	1

#### **Test References**

See Table 77 - Differential AC and DC Input Levels in the JESD209-2B.

# **PASS Condition**

The worst measured V<sub>ILdiff(DC)</sub> shall be within the specification limit.

- **1** Pre-condition the oscilloscope.
- 2 Triggered on a rising edge of the clock signal under test.
- 3 Find all valid Clock negative pulses in the triggered waveform. A valid Clock negative pulse starts at the 0Volt crossing on a valid Clock falling edge (see notes on threshold) and ends at the 0V crossing on the following valid Clock rising edge (see notes on threshold).
- 4 For the first valid Clock negative pulse, zoom in on the pulse so that it appears on the oscilloscope's display, and perform the VBASE measurement. Take the VBASE measurement result as the  $V_{ILdiff(DC)}$ value.
- **5** Continue the previous step for the rest of the valid Clock negative pulses.
- **6** Determine the worst result from the set of  $V_{\rm ILdiff(DC)}$  measured.

10 Differential Signals AC Input Parameters Tests



# Differential Signal AC Output Parameters Tests

Probing for Differential Signals AC Output Parameters Tests 220
VOX , AC Differential Output Cross Point Voltage - Test 222
SRQdiffR(40ohm) Test 224
SRQdiffF(40ohm) Test 226
SRQdiffR(60ohm) Test 228
SRQdiffF(60ohm) Test 230
VOHdiff(AC) Test 232
VOLdiff(AC) Test 234

This section provides the Methods of Implementation (MOIs) for Differential Signals AC Output tests using an Agilent Infiniium oscilloscope, recommended InfiniiMax 116xA or 113xA probe amplifiers, differential solder-in probe head and the DDR2(+LP) Compliance Test Application.

# **Probing for Differential Signals AC Output Parameters Tests**

When performing Differential Signals AC Input Parameters tests, the DDR2(+LP) Compliance Test Application will prompt you to make the proper connections. The connection for Differential Signals AC Output Parameters tests may look similar to below diagram. Refer to the Connection tab in DDR2(+LP) Electrical Performance Compliance application for the exact number of probe connections.




Figure 18 Probing for Differential Signals AC Output Parameters Tests with Three Probes

You can use any of the oscilloscope channels as Pin Under Test (PUT) source channel. You can identify the channels used for each signal in the Configuration tab of the DDR2(+LP) Compliance Test Application. (The channels shown in Figure 18 are just examples).

For more information on the probe amplifiers and differential probe heads, see Chapter 20, "InfiniiMax Probing," starting on page 503.

#### **Test Procedure**

- 1 Start the automated test application as described in "Starting the DDR2(+LP) Compliance Test Application" on page 43.
- **2** Ensure that the RAM reliability test software is running on the computer system where the DDR2/LPDDR2 Device Under Test (DUT) is attached. This software will perform test on all the unused RAM on the

- system by producing repetitive burst of read-write data signals to the DDR2/LPDDR2 memory.
- 3 Connect the differential solder-in probe head to the PUTs on the DDR2/LPDDR2 devices.
- **4** Connect the oscilloscope probes to any channels of the oscilloscope.
- 5 In the DDR2(+LP) Test application, click the Set Up tab.
- 6 Select the Speed Grade options. For Differential Signals AC Output Parameters Tests that support DDR2, you can select any DDR2 speed grade within the selection. For Differential Signals AC Output Parameters Tests that support LPDDR2, you can select any LPDDR2 speed grade within the selection. To see the LPDDR2 Speed Grades, check the Low Power box.
- 7 Type in or select the Device Identifier as well as User Description from the drop-down list. Enter your comments in the Comments text box.
- 8 Click the Select Tests tab and check the tests you want to run. Check the parent node or group to check all the available tests within the group.




Figure 19 Selecting Differential Signals AC Output Parameters Tests

9 Follow the DDR2(+LP) Test application's task flow to set up the configuration options, run the tests and view the tests results.

# $V_{OX}$ , AC Differential Output Cross Point Voltage - Test

The purpose of this test is to verify the crossing point of the output differential test signals pair is within the conformance limits of the  $V_{OX(AC)}$  as specified in the JEDEC specification.

The value of  $V_{\rm DDQ}$  which directly affects the conformance lower limit is set to 1.8V. User may choose to use the UDL (User Defined Limit) feature in the application to perform this test against a customized test limit set based on the different values of  $V_{\rm DDQ}$ .

# Signals of Interest

Mode Supported: DDR2 only

Signal cycle of interest: READ

Signal(s) of Interest:

• Data Strobe Signal (supported by Data Signal)

Signals required to perform the test on the oscilloscope:

- Pin Under Test, PUT any signal of interest, as defined above
- Supporting Pin a corresponding DQ signal

# **Test Definition Notes from the Specification**

**Table 107** Differential AC Output Parameters

Symbol	Parameter	Min	Max	Units	Notes
V <sub>OX(AC)</sub>	AC differential cross point voltage	0.5 * V <sub>DDQ</sub> - 0.125	0.5 * V <sub>DDQ</sub> + 0.125	V	1





Table 108 Differential AC Output Parameters (DDR2-1066)

Symbol	Parameter	Min	Max	Units	Notes
V <sub>OX(AC)</sub>	AC differential cross point voltage	0.5 * V <sub>DDQ</sub> - 0.125	0.5 * V <sub>DDQ</sub> + 0.125	V	1

Figure 66 — Differential signal levels

JEDEC Standard No. 208



#### **Test References**

See Table 23 - Differential AC Output Logic Level in the JEDEC Standard JESD79-2E and Table 23 - Differential AC Output Logic Level in the JESD208.

#### **PASS Condition**

The measured crossing point value for the differential test signals pair should be within the conformance limits of  $V_{OX(AC)}$  value.

- 1 Obtain sample or acquire data waveforms.
- 2 Use Subtract FUNC to generate the differential waveform from the two source inputs.
- 3 Split read and write bursts of the acquired signal.
- 4 Take the first valid READ burst found.
- **5** Find all differential DQS crossings that cross 0V.
- 6 Use VTIME to get the actual crossing point voltage value by using the timestamp obtained.
- 7 Determine the worst result from the set of  $V_{OX(AC)}$  measured.

# SRQdiffR(40ohm) Test

AC Output Parameter Tests can be divided into six subtests: SRQdiffR(40ohm) test, SRQdiffF(40ohm) test, SRQdiffR(60ohm) test, SRQdiffF(60ohm) test, V $_{\rm OHdiff(AC)}$  test, and V $_{\rm OLdiff(AC)}$  test.

SRQdiffR(40ohm) - Differential Output Rising Slew Rate (40ohms).

The purpose of this test is to verify that the differential rising slew rate value of the test signal must be within the conformance limit of the SRQdiff value as specified in the JEDEC specification.

# **Signals of Interest**

Mode Supported: LPDDR2 only

Signal cycle of interest: READ

Signal(s) of Interest:

• Data Strobe Signal (supported by Data Signal)

Signals required to perform the test on the oscilloscope:

- Pin Under Test, PUT Data Strobe Signals
- Supporting Pin Data Signals

# **Test Definition Notes from the Specification**

**Table 109** LPDDR2 Output Slew Rate (differential)

Parameter	Symbol	LPDDR2-1066 to LPDDR2-200		Units
		Min	Max	
Single-ended Output Slew Rate (RON = 40ohms +/- 30%)	SRQdiff	3.0	7.0	V/ns

#### **Test References**

See Table 87 - Output Slew Rate (differential) in the JESD209-2B.

#### **PASS Condition**

The worst measured SRQdiffR shall be within the specification limit.

- 1 Acquire and split read and write bursts of the acquired signal.
- 2 Take the first valid READ burst found.

- 3 Find all valid Strobe rising edges in this burst. A valid Strobe rising edge starts at the  $V_{\mbox{OLdiff}(\mbox{AC})}$  crossing and ends at the following V<sub>OHdiff(AC)</sub> crossing.
- 4 For all valid Strobe rising edges, find the transition time,  $T_R$ , which is the time that starts at the  $V_{OLdiff(AC)}$  crossing and ends at the following  $V_{OHdiff(AC)}$  crossing. Then calculate  $SRQdiffR = [V_{OHdiff(AC)} - V_{OHdiff(AC)}]$  $V_{OLdiff(AC)}]/T_R$ .
- 5 Determine the worst result from the set of SRQdiffR measured.

# SRQdiffF(40ohm) Test

AC Output Parameter Tests can be divided into six subtests: SRQdiffR(40ohm) test, SRQdiffF(40ohm) test, SRQdiffR(60ohm) test, SRQdiffF(60ohm) test, V $_{\rm OHdiff(AC)}$  test, and V $_{\rm OLdiff(AC)}$  test.

SRQdiffF(40ohm) - Differential Output Falling Slew Rate (40ohms).

The purpose of this test is to verify that the differential falling slew rate value of the test signal must be within the conformance limit of the SRQdiff value as specified in the JEDEC specification.

# **Signals of Interest**

Mode Supported: LPDDR2 only

Signal cycle of interest: READ

Signal(s) of Interest:

• Data Strobe Signal (supported by Data Signal)

Signals required to perform the test on the oscilloscope:

- Pin Under Test, PUT Data Strobe Signals
- Supporting Pin Data Signals

# **Test Definition Notes from the Specification**

**Table 110** LPDDR2 Output Slew Rate (differential)

Parameter	Symbol	LPDDR2-1066 to LPDDR2-200		Units
		Min	Max	
Differential Output Slew Rate (RON = 40ohms +/- 30%)	SRQdiff	3.0	7.0	V/ns

#### **Test References**

See Table 87 - Output Slew Rate (differential) in the JESD209-2B.

#### **PASS Condition**

The worst measured SRQdiffF shall be within the specification limit.

- 1 Acquire and split read and write bursts of the acquired signal.
- 2 Take the first valid READ burst found.

- 3 Find all valid Strobe falling edges in this burst. A valid Strobe falling edge starts at the  $V_{\mbox{OHdiff(AC)}}$  crossing and ends at the following V<sub>OLdiff(AC)</sub> crossing.
- 4 For all valid Strobe falling edges, find the transition time,  $T_R$ , which is the time that starts at the  $V_{OHdiff(AC)}$  crossing and ends at the following  $V_{OLdiff(AC)}$  crossing. Then calculate SRQdiffF = [ $V_{OHdiff(AC)}$  -V<sub>OLdiff(AC)</sub>]/T<sub>R</sub>.
- 5 Determine the worst result from the set of SRQdiffF measured.

# SRQdiffR(60ohm) Test

AC Output Parameter Tests can be divided into six subtests: SRQdiffR(40ohm) test, SRQdiffF(40ohm) test, SRQdiffR(60ohm) test, SRQdiffF(60ohm) test, V $_{\rm OHdiff(AC)}$  test, and V $_{\rm OLdiff(AC)}$  test.

SRQdiffR(60ohm) - Differential Output Rising Slew Rate (60ohms).

The purpose of this test is to verify that the differential rising slew rate value of the test signal must be within the conformance limit of the SRQdiff value as specified in the JEDEC specification.

# **Signals of Interest**

Mode Supported: LPDDR2 only

Signal cycle of interest: READ

Signal(s) of Interest:

• Data Strobe Signals (supported by Data Signal)

Signals required to perform the test on the oscilloscope:

- Pin Under Test, PUT Data Strobe Signals
- Supporting Pin Data Signals

# **Test Definition Notes from the Specification**

**Table 111** LPDDR2 Output Slew Rate (differential)

Parameter	Symbol	LPDDR2-1066 to LPDDR2-200		Units
		Min	Max	
Differential Output Slew Rate (RON = 60ohms +/- 30%)	SRQdiff	2.0	5.0	V/ns

#### **Test References**

See Table 87 - Output Slew Rate (differential) in the JESD209-2B.

#### **PASS Condition**

The worst measured SRQdiffR shall be within the specification limit.

- 1 Acquire and split read and write bursts of the acquired signal.
- 2 Take the first valid READ burst found.

- 3 Find all valid Strobe rising edges in this burst. A valid Strobe rising edge starts at the  $V_{\mbox{OLdiff}(\mbox{AC})}$  crossing and ends at the following V<sub>OHdiff(AC)</sub> crossing.
- 4 For all valid Strobe rising edges, find the transition time,  $T_R$ , which is the time that starts at the  $V_{OLdiff(AC)}$  crossing and ends at the following  $V_{OHdiff(AC)}$  crossing. Then calculate  $SRQdiffR = [V_{OHdiff(AC)} - V_{OHdiff(AC)}]$  $V_{OLdiff(AC)}]/T_R$ .
- 5 Determine the worst result from the set of SRQdiffR measured.

# SRQdiffF(60ohm) Test

AC Output Parameter Tests can be divided into six subtests: SRQdiffR(40ohm) test, SRQdiffF(40ohm) test, SRQdiffR(60ohm) test, SRQdiffF(60ohm) test, V $_{\rm OHdiff(AC)}$  test, and V $_{\rm OLdiff(AC)}$  test.

SRQdiffF(60ohm) - Differential Output Falling Slew Rate (60ohms).

The purpose of this test is to verify that the differential falling slew rate value of the test signal must be within the conformance limit of the SRQdiff value as specified in the JEDEC specification.

# **Signals of Interest**

Mode Supported: LPDDR2 only

Signal cycle of interest: READ

Signal(s) of Interest:

• Data Strobe Signals (supported by Data Signal)

Signals required to perform the test on the oscilloscope:

- Pin Under Test, PUT Data Strobe Signals
- Supporting Pin Data Signals

# **Test Definition Notes from the Specification**

**Table 112** LPDDR2 Output Slew Rate (differential)

Parameter	Symbol	LPDDR2-1066 to LPDDR2-200		Units
		Min	Max	
Differential Output Slew Rate (RON = 60ohms +/- 30%)	SRQdiff	2.0	5.0	V/ns

#### **Test References**

See Table 87 - Output Slew Rate (differential) in the JESD209-2B.

#### **PASS Condition**

The worst measured SRQdiffF shall be within the specification limit.

- 1 Acquire and split read and write bursts of the acquired signal.
- 2 Take the first valid READ burst found.

- 3 Find all valid Strobe falling edges in this burst. A valid Strobe falling edge starts at the  $V_{\mbox{OHdiff(AC)}}$  crossing and ends at the following V<sub>OLdiff(AC)</sub> crossing.
- 4 For all valid Strobe falling edges, find the transition time,  $T_R$ , which is the time that starts at the  $V_{OHdiff(AC)}$  crossing and ends at the following  $V_{OLdiff(AC)}$  crossing. Then calculate SRQdiffF = [ $V_{OHdiff(AC)}$  -V<sub>OLdiff(AC)</sub>]/T<sub>R</sub>.
- 5 Determine the worst result from the set of SRQdiffF measured.

# V<sub>OHdiff(AC)</sub> Test

AC Output Parameter Tests can be divided into six subtests: SRQdiffR(40ohm) test, SRQdiffF(40ohm) test, SRQdiffR(60ohm) test, SRQdiffF(60ohm) test, V $_{\rm OHdiff(AC)}$  test, and V $_{\rm OLdiff(AC)}$  test.

V<sub>OHdiff(AC)</sub> - Differential AC Output Logic High Voltage.

The purpose of this test is to verify that the high level voltage value of the test signal within a valid sampling window must be within the conformance limit of the  $V_{OHdiff(AC)}$  value as specified in the JEDEC specification.

The value of  $V_{DDQ}$  (which directly affects the conformance limit) is set to 1.2V for the compliance limit set used. You may choose to use the User Defined Limit feature in the application to perform this test against a customized test limit set based on different values of  $V_{DDQ}$ .

# **Signals of Interest**

Mode Supported: LPDDR2 only

Signal cycle of interest: READ

Signal(s) of Interest:

• Data Strobe Signal (supported by Data Signal)

Signals required to perform the test on the oscilloscope:

- Pin Under Test, PUT Data Strobe Signals
- Supporting Pin Data Signals

# **Test Definition Notes from the Specification**

Table 113 LPDDR2 Differential AC and DC Output Levels

Symbol	Parameter	LPDDR2-1066 to LPDDR2-200	Units	Notes
V <sub>OHdiff(AC)</sub>	AC differential output high measurement level (for output SR)	0.25 x V <sub>DDQ</sub>	V	

#### **Test References**

See Table 83 - Differential AC and DC Output Levels in the JESD209-2B.

#### **PASS Condition**

The worst measured V<sub>OHdiff(AC)</sub> shall be within the specification limit.

- 1 Acquire and split read and write bursts of the acquired signal.
- 2 Take the first valid READ burst found.
- 3 Find all valid Strobe positive pulses in this burst. A valid Strobe positive pulse starts at the 0V crossing on a valid Strobe rising edge and ends at the 0V crossing on the following valid Strobe falling edge.
- 4 For the first valid positive pulse, zoom in on the pulse so that it appears on the oscilloscope's display and perform the VTOP measurement. Take the VTOP measurement result as the V<sub>OHdiff(AC)</sub> value.
- 5 Continue the previous step for the rest of the valid Strobe positive pulses that were found in the burst.
- **6** Determine the worst result from the set of  $V_{OHdiff(AC)}$  measured.

# $V_{OLdiff(AC)}$ Test

AC Output Parameter Tests can be divided into six subtests: SRQdiffR(40ohm) test, SRQdiffF(40ohm) test, SRQdiffR(60ohm) test, SRQdiffF(60ohm) test, V $_{\rm OHdiff(AC)}$  test, and V $_{\rm OLdiff(AC)}$  test.

 $V_{OLdiff(AC)}$  - Differential AC Output Logic Low Voltage.

The purpose of this test is to verify that the low level voltage value of the test signal within a valid sampling window must be within the conformance limit of the  $V_{OLdiff(AC)}$  value as specified in the JEDEC specification.

The value of  $V_{DDQ}$  (which directly affects the conformance limit) is set to 1.2V for the compliance limit set used. You may choose to use the User Defined Limit feature in the application to perform this test against a customized test limit set based on different values of  $V_{DDQ}$ .

# **Signals of Interest**

Mode Supported: LPDDR2 only

Signal cycle of interest: READ

Signal(s) of Interest:

• Data Strobe Signal (supported by Data Signal)

Signals required to perform the test on the oscilloscope:

- Pin Under Test, PUT Data Strobe Signals
- Supporting Pin Data Signals

# **Test Definition Notes from the Specification**

Table 114 LPDDR2 Differential AC and DC Output Levels

Symbol	Parameter	LPDDR2-1066 to LPDDR2-200	Units	Notes
V <sub>OLdiff(AC)</sub>	AC differential output low measurement level (for output slew rate)	-0.25 x V <sub>DDQ</sub>	V	

#### **Test References**

See Table 83 - Output Slew Rate (differential) in the JESD209-2B.

#### **PASS Condition**

The worst measured V<sub>OLdiff(AC)</sub> shall be within the specification limit.

- 1 Acquire and split read and write bursts of the acquired signal.
- 2 Take the first valid READ burst found.
- 3 Find all valid Strobe negative pulses in this burst. A valid Strobe negative pulse starts at the 0V crossing on a valid Strobe falling edge and ends at the 0V crossing on the following valid Strobe rising edge.
- 4 For the first valid negative pulse, zoom in on the pulse so that it appears on the oscilloscope's display and perform the VBASE measurement. Take the VBASE measurement result as the  $V_{OLdiff(AC)}$ value.
- 5 Continue the previous step for the rest of the valid Strobe negative pulses that were found in the burst.
- **6** Determine the worst result from the set of  $V_{OLdiff(AC)}$  measured.

11 Differential Signal AC Output Parameters Tests



# 12 Differential Signals Clock Cross Point Voltage Tests

Probing for Differential Signals Clock Cross Point Voltage Tests 238 VIXCA, Clock Cross Point Voltage - Test 240

This section provides the Methods of Implementation (MOIs) for Differential Signals Clock Cross Point Voltage tests using an Agilent Infiniium oscilloscope, recommended InfiniiMax 116xA or 113xA probe amplifiers, differential solder-in probe head and the DDR2(+LP) Compliance Test Application.

# **Probing for Differential Signals Clock Cross Point Voltage Tests**

When performing the Differential Signals Clock Cross Point Voltage tests, the DDR2(+LP) Compliance Test Application will prompt you to make the proper connections. The connection for the Differential Signals AC Input Parameters tests may look similar to the following diagram. Refer to the Connection tab in DDR2(+LP) Electrical Performance Compliance application for the exact number of probe connections.




Figure 20 Probing for Differential Signals Clock Cross Point Voltage Tests with Three Probes

You can use any of the oscilloscope channels as Pin Under Test (PUT) source channel. You can identify the channels used for each signal in the Configuration tab of the DDR2(+LP) Compliance Test Application. (The channels shown in Figure 20 are just examples).

For more information on the probe amplifiers and differential probe heads, see Chapter 20, "InfiniiMax Probing," starting on page 503.

#### **Test Procedure**

- 1 Start the automated test application as described in "Starting the DDR2(+LP) Compliance Test Application" on page 43.
- **2** Ensure that the RAM reliability test software is running on the computer system where the LPDDR2 Device Under Test (DUT) is

attached. This software will perform test on all unused RAM on the system by producing repetitive burst of read-write data signals to the LPDDR2 memory.

- 3 Connect the differential solder-in probe head to the PUTs on the LPDDR2 devices.
- 4 Connect the oscilloscope probes to any channels of the oscilloscope.
- 5 In the DDR2(+LP) Test application, click the Set Up tab.
- 6 Select the Speed Grade options. For Differential Signals Clock Cross Point Voltage Tests, you can select any LPDDR2 speed grade within the selection. To see the LPDDR2 Speed Grades, check the Low Power box.
- 7 Type in or select the Device Identifier as well as User Description from the drop-down list. Enter your comments in the Comments text box.
- 8 Click the Select Tests tab and check the tests you want to run. Check the parent node or group to check all the available tests within the group.




Figure 21 Selecting Differential Signals Clock Cross Point Voltage Tests

9 Follow the DDR2(+LP) Test application's task flow to set up the configuration options, run the tests and view the tests results.

# **VIXCA**, Clock Cross Point Voltage - Test

The purpose of this test is to verify the crossing point voltage value of the input differential Clock signals pair is within the conformance limits of the V<sub>IXCA</sub> as specified in the JEDEC specification.

# Signals of Interest

Mode Supported: LPDDR2 only

Signal cycle of interest: WRITE

Signal(s) of Interest:

· Clock Signal

Signals required to perform the test on the oscilloscope:

• Pin Under Test, PUT - Clock Signals

# **Test Definition Notes from the Specification**

Table 115 Cross Point Voltage for Differential Input Signals (CK, DQS)

Symbol	Parameter	LPDDR2-1066	to LPDDR2-200	Units	Notes
		Min	Max		
V <sub>IXCA</sub>	Differential input cross point voltage relative to V <sub>DDCA</sub> /2 for CK_t, CK_c	-120	120	mV	1,2

#### **Test References**

See Table 80 - Cross Point Voltage for Differential Input Signals (CK, DQS) in the JESD209-2B.

#### **PASS Condition**


The measured crossing point value for the differential Clock signals pair should be within the conformance limits of  $V_{IXCA}$  value.

- 1 Obtain sample or acquire data waveforms.
- 2 Use Subtract FUNC to generate the differential waveform from the two source inputs.
- 3 Find the first 10 differential CLK crossing that cross 0V.

- 4 Use VTIME to get the actual crossing point voltage value by using the timestamp obtained.
- ${\bf 5}~$  Determine the worst result from the set of  $V_{\rm IXCA}$  measured.

12 Differential Signals Clock Cross Point Voltage Tests

N5413B DDR2(+LP) Compliance Test Application Compliance Testing Methods of Implementation



# 13 Differential Signals Strobe Cross Point Voltage Tests

Probing for Differential Signals Strobe Cross Point Voltage Tests 244 VIXDQ, Strobe Cross Point Voltage - Test 246

This section provides the Methods of Implementation (MOIs) for Differential Signals Strobe Cross Point Voltage tests using an Agilent Infiniium oscilloscope, recommended InfiniiMax 116xA or 113xA probe amplifiers, differential solder-in probe head and the DDR2(+LP) Compliance Test Application.

# **Probing for Differential Signals Strobe Cross Point Voltage Tests**

When performing the Differential Signals Strobe Cross Point Voltage tests, the DDR2(+LP) Compliance Test Application will prompt you to make the proper connections. The connection for the Differential Signals AC Input Parameters tests may look similar to the following diagram. Refer to the Connection tab in DDR2(+LP) Electrical Performance Compliance application for the exact number of probe connections.




Figure 22 Probing for Differential Signals Strobe Cross Point Voltage Tests with Three Probes

You can use any of the oscilloscope channels as Pin Under Test (PUT) source channel. You can identify the channels used for each signal in the Configuration tab of the DDR2(+LP) Compliance Test Application. (The channels shown in Figure 22 are just examples).

For more information on the probe amplifiers and differential probe heads, see Chapter 20, "InfiniiMax Probing," starting on page 503.

#### **Test Procedure**

- 1 Start the automated test application as described in "Starting the DDR2(+LP) Compliance Test Application" on page 43.
- **2** Ensure that the RAM reliability test software is running on the computer system where the LPDDR2 Device Under Test (DUT) is

attached. This software will perform test on all unused RAM on the system by producing repetitive burst of read-write data signals to the LPDDR2 memory.

- 3 Connect the differential solder-in probe head to the PUTs on the LPDDR2 devices.
- 4 Connect the oscilloscope probes to any channels of the oscilloscope.
- 5 In the DDR2(+LP) Test application, click the Set Up tab.
- 6 Select the Speed Grade options. For Differential Signals Strobe Cross Point Voltage Tests, you can select any LPDDR2 speed grade within the selection. To see the LPDDR2 Speed Grades, check the Low Power box.
- 7 Type in or select the Device Identifier as well as User Description from the drop-down list. Enter your comments in the Comments text box.
- 8 Click the Select Tests tab and check the tests you want to run. Check the parent node or group to check all the available tests within the group.




Figure 23 Selecting Differential Signals Strobe Cross Point Voltage Tests

9 Follow the DDR2(+LP) Test application's task flow to set up the configuration options, run the tests and view the tests results.

# V<sub>IXDO</sub>, Strobe Cross Point Voltage - Test

The purpose of this test is to verify the crossing point voltage value of the input differential Strobe signals pair is within the conformance limits of the  $V_{\rm IXDQ}$  as specified in the JEDEC specification.

# **Signals of Interest**

Mode Supported: LPDDR2 only

Signal cycle of interest: WRITE

Signal(s) of Interest:

• Data Strobe Signals (supported by Data Signals)

Signals required to perform the test on the oscilloscope:

- Pin Under Test, PUT Data Strobe Signals
- Supported Pin Data Signals

# **Test Definition Notes from the Specification**

Table 116 Cross Point Voltage for Differential Input Signals (CK, DQS)

Symbol	Parameter	LPDDR2-1066	to LPDDR2-200	Units	Notes
		Min	Max		
V <sub>IXDQ</sub>	Differential input cross point voltage relative to V <sub>DDCA</sub> /2 for CK_t, CK_c	-120	120	mV	1,2

#### **Test References**

See Table 80 - Cross Point Voltage for Differential Input Signals (CK, DQS) in the *JESD209-2B*.

#### **PASS Condition**


The measured crossing point value for the differential Strobe signals pair should be within the conformance limits of  $V_{\rm IXDQ}$  value.

- 1 Obtain sample or acquire data waveforms.
- **2** Use Subtract FUNC to generate the differential waveform from the two source inputs.
- 3 Split read and write bursts of the acquired signal.

- 4 Take the first valid WRITE burst found.
- **5** Find all differential DQS crossings that cross 0V.
- 6 Use VTIME to get the actual crossing point voltage value by using the timestamp obtained.
- 7 Determine the worst result from the set of  $V_{\rm IXDQ}$  measured.

13 Differential Signals Strobe Cross Point Voltage Tests

N5413B DDR2(+LP) Compliance Test Application Compliance Testing Methods of Implementation



# 14 Clock Timing (CT) Tests

```
Probing for Clock Timing Tests 250

tAC, DQ Output Access Time from CK/CK# - Test 252

tDQSCK, DQS Output Access Time from CK/CK# - Test 254

tDQSCK (Low Power), DQS Output Access Time from CK_t, CK_c - Test 258

tDVAC (Clock), Time Above VIHdiff(AC)/below VILdiff(AC) - Test 261

tQHS, Data Hold Skew Factor - Test 264

tDQSCKDS Test - DQSCK Delta Short Test 266

tDQSCKDM Test - DQSCK Delta Medium Test 269
```

This section provides the Methods of Implementation (MOIs) for Clock Timing tests using an Agilent Infiniium oscilloscope, recommended InfiniiMax 116xA or 113xA probe amplifiers, differential solder-in probe head and the DDR2(+LP) Compliance Test Application.

NOTE

Both XYZ# and  $\overline{XYZ}$  are referring to compliment. Thus, CK# is the same as  $\overline{CK}$ .

# **Probing for Clock Timing Tests**

When performing the Clock Timing tests, the DDR2(+LP) Compliance Test Application will prompt you to make the proper connections. The connection for Clock Timing tests may look similar to the following diagram. Refer to the Connection tab in DDR2(+LP) Electrical Performance Compliance Test application for the exact number of probe connections. Typically, you need minimum three probe connections to run the tests.




Figure 24 Probing for Clock Timing Tests with Three Probes

You can use any of the oscilloscope channels as Pin Under Test (PUT) source channel. You can identify the channels used for each signal in the Configuration tab of the DDR2(+LP) Compliance Test Application. (The channels shown in Figure 24 are just examples).

For more information on the probe amplifiers and differential probe heads, see Chapter 20, "InfiniiMax Probing," starting on page 503.

#### **Test Procedure**

- 1 Start the automated test application as described in "Starting the DDR2(+LP) Compliance Test Application" on page 43.
- **2** Ensure that the RAM reliability test software is running on the computer system where the DDR2/LPDDR2 Device Under Test (DUT) is attached. This software will perform test on all the unused RAM on the

- system by producing repetitive burst of read-write data signals to the DDR2/LPDDR2 memory.
- 3 Connect the differential solder-in probe head to the PUTs on the DDR2/LPDDR2 devices.
- **4** Connect the oscilloscope probes to any channels of the oscilloscope.
- 5 In the DDR2(+LP) Test application, click the Set Up tab.
- **6** Select the Speed Grade options. For Clock Timing Tests that support DDR2, you can select any speed grade within the selection: DDR2-400, DDR2-533, DDR2-667, DDR2-800, DDR2-1066. For tests that support LPDDR2, check the Low Power box to see the LPDDR2 Speed Grade options.
- 7 Type in or select the Device Identifier as well as User Description from the drop-down list. Enter your comments in the Comments text box.
- 8 Click the Select Tests tab and check the tests you want to run. Check the parent node or group to check all the available tests within the group.




Figure 25 Selecting Clock Timing Tests

**9** Follow the DDR2(+LP) Test application's task flow to set up the configuration options, run the tests and view the tests results.

# tAC, DQ Output Access Time from CK/CK# - Test

The purpose of this test is to verify that the time interval from data output (DQ rising and falling edge) access time to the nearest rising or falling edge of the clock must be within the conformance limit as specified in the JEDEC specification.

# **Signals of Interest**

Mode Supported: **DDR2 only** 

Signal cycle of interest: READ

Signal(s) of Interest:

- Data Signal (supported by Data Strobe Signal)
- Clock Signal (CK as Reference Signal)

Optional signal(s):

- Chip Select Signal (this signal is used to separate DQ signals from different rank of memory.)
- Signals required to perform the test on the oscilloscope:
- Data Signal, DQ
- Data Strobe Signal, DQS
- Clock Signal, CK
- Chip Select Signal, CS (optional)

Table 117 Timing Parameters by Speed Grade (DDR2-400 and DDR-533) & (DDR2-667 and DDR2-800)

Parameter	Symbol	DDR2-400		DDR2	-533		Specific
		Min	Max	Min	Max		Notes
DQ output access time from CK/CK	tAC	-600	+600	-500	+500	ps	

Parameter	Symbol	DDR2-667		DDR2	-800		Specific
		Min	Max	Vlin Max			Notes
DQ output access time from CK/CK	tAC	-450	450	-400	400	ps	40

**Table 118** Timing Parameters by Speed Grade (DDR2-1066)

Parameter	Symbol	DDR2-	1066		Specific
		Min	Max		Notes
DQ output access time from CK/CK	tAC	-350	350	ps	35

#### **Test References**

See Table 41 - Timing Parameters by Speed Grade (DDR2-400 and DDR2-533) and Table 42 - Timing Parameters by Speed Grade (DDR2-667 and DDR2-800) in the JEDEC Standard JESD79-2E.

Also see Table 41 - Timing Parameters by Speed Grade (DDR2-1066) in the JESD208.

## **PASS Condition**

The worst measured tAC shall be within the specification limit.

- 1 Acquire and split read and write burst of the acquired signal.
- 2 Take the first valid READ burst found.
- 3 Find all valid rising and falling DQ crossings at  $V_{\text{REF}}$  in the burst.
- 4 For all DQ crossings found, locate the nearest rising Clock crossing at 0V.
- 5 Take the time difference from DQ crossing to the corresponding Clock crossing as the tAC.
- **6** Determine the worst result from the set of tAC measured.

# tDQSCK, DQS Output Access Time from CK/CK# - Test

The purpose of this test is to verify that the time interval from the data strobe output (DQS rising and falling edge) access time to the nearest rising or falling edge of the clock is within the conformance limit as specified in the JEDEC specification.

## Signals of Interest

Mode Supported: DDR2, for LPDDR2, refer to tDQSCK Test (Low Power)

Signal cycle of interest: **READ** 

Signal(s) of Interest:

- Data Strobe Signal (supported by Data Signal)
- Clock Signal (CK as Reference Signal)


Optional signal(s):

- Chip Select Signal (this signal is used to separate DQ signals from different rank of memory.)
- Signals required to perform the test on the oscilloscope:
- Data Signal, DQ
- Data Strobe Signal, DQS
- Clock Signal, CK
- Chip Select Signal, CS (optional)

Table 119 Timing Parameters by Speed Grade (DDR2-400 and DDR2-533) & (DDR2-667 and DDR2-800)

Parameter	Symbol	DDR2	DDR2-400		-533		Specific
	Min Max Min Max		Max		Notes		
DQS output access time from CK/CK	tDQSCK	-500	+500	-450	+450	ps	

Parameter	Symbol	DDR2-667		DDR2	-800		Specific
		Min	Max Min Max			Notes	
DQS output access time from $CK/\overline{CK}$	tDQSCK	-400	400	-350	350	ps	40



JEDEC Standard No. 79-2E




Figure 34 — Burst read operation: RL = 3 (AL = 0 and CL = 3, BL = 8) JEDEC Standard No. 79-2E





Table 120 Timing Parameters by Speed Grade (DDR2-1066)

Parameter	Symbol	DDR2-1066			Specific
	Min Max			Notes	
DQS output access time from CK/CK	tDQSCK	-325	325	ps	35

Figure 26 — Burst read operation: RL = 3 (AL = 0 and CL = 3, BL = 8) Standard No. 208



## **Test References**

See Table 41 - Timing Parameters by Speed Grade (DDR2-400 and DDR2-533) and Table 42 - Timing Parameters by Speed Grade (DDR2-667 and DDR2-800) in the <code>JEDEC Standard JESD79-2E</code>.

Also see Table 41 - Timing Parameters by Speed Grade (DDR2-1066) in the  $\it JESD208$ .

#### **PASS Condition**

The worst measured tDQSCK shall be within the specification limit.

- 1 Acquire and split read and write burst of the acquired signal.
- 2 Take the first valid READ burst found.
- ${\bf 3}~{\rm Find}$  all valid rising and falling DQS crossings at  $V_{\rm REF}$  in the said burst.
- 4 For all DQS crossings found, locate the nearest rising Clock crossing at 0V.
- 5 Take the time difference from DQS crossing to the corresponding Clock crossing as the tDQSCK
- **6** Determine the worst result from the set of tDQSCK measured.

# tDQSCK (Low Power), DQS Output Access Time from CK t, CK c - Test

The purpose of this test is to verify that the time interval from the data strobe output's (DQS rising edge) first rising edge to the rising edge of the clock that is before the nearest rising edge of the clock delayed tDQSCK Delay cycles, is within the conformance limit as specified in the JEDEC specification.

## Signals of Interest

Mode Supported: LPDDR2, for DDR2, refer to tDQSCK Test

Signal cycle of interest: **READ** 

Signal(s) of Interest:

- Data Strobe Signal (supported by Data Signal)
- Clock Signal (CK as Reference Signal)

Optional signal(s):

- Chip Select Signal (this signal is used to separate DQS signals from different rank of memory.)
- Signals required to perform the test on the oscilloscope:
- Data Signal, DQ
- Data Strobe Signal, DQS
- Clock Signal, CK
- Chip Select Signal, CS (optional)

Table 121 LPDDR2 AC Timing Table

Parameter	Symbol	min	min					LPI	DDR2					Unit
		max	t <sub>CK</sub>	1066	933	800	667	533	466 <sup>*5</sup>	400	333	266* <sup>5</sup>	200* <sup>5</sup>	
Read Parameters*14														
· ·	tDQSCK	min			2500									
access time from CK_t/CK_c		max			5500									




Figure 23 — Data output (read) timing (t<sub>DQSCKmax</sub>)

JEDEC Standard No. 209-2B




Figure 24 — Data output (read) timing (t<sub>DQSCKmin</sub>)

# **Test References**

See Table 103 - LPDDR2 AC Timing Table in the JESD209-2B.

# **PASS Condition**

The measured tDQSCK should be within the specification limit.

- 1 Acquire and split read and write burst of the acquired signal.
- 2 Take the first valid READ burst found.
- 3 Find all DQS middle cross points at  $V_{\mbox{\scriptsize REF}}$  in the burst.
- **4** Find all Clock middle cross points at  $V_{REF}$  in the burst.
- 5 Find the first DQS rising edge in the READ burst by searching for the earliest rising cross point among all the DQS middle cross points. Take the first DQS rising edge as the tDQSCK strobe point.
- 6 Find the closest Clock-DQS (the Clock rising middle crossing point that is closest to the first DQS rising edge).
- 7 Find the tDQSCK clock point. It is the Clock middle crossing point right before the closest Clock-DQS at tDQSCK Delay (cycle). By default, tDQSCK Delay is one cycle. For example, if tDQSCK Delay = 1, then the tDQSCK clock point is the Clock middle crossing point right before the closest Clock-DQS. If tDQSCK Delay = 3, then the tDQSCK clock point is the Clock middle crossing point three clock cycles before the closest Clock-DQS. tDQSCK Delay is configurable in the configuration page.
- 8 Compare the tDQSCK strobe point to the tDQSCK clock point as the test result. Mathematically, test result = tDQSCK strobe point - tDQSCK clock point.
- **9** Display the test result by going to the measurement location on the waveform and locate the marker to tDQSCK strobe point and tDQSCK clock point.
- 10 Compare the test result against the compliance test limit.

# tDVAC (Clock), Time Above $V_{IHdiff(AC)}$ /below $V_{ILdiff(AC)}$ - Test

The purpose of this test is to verify that the time the clock signal is above  $V_{IHdiff}(AC)$  and below  $V_{ILdiff}(AC)$  must be within the conformance limit as specified in the JEDEC specification.

## **Signals of Interest**

Mode Supported: LPDDR2 only

Signal cycle of interest: READ or WRITE

Signal(s) of Interest:

· Clock Signals

Signals required to perform the test on the oscilloscope:

• Clock Signal, CK

Table 122 Allowed time before ringback (tDVAC) for CK\_t-CK\_s and DQS\_t-DQS\_c

Slew Rate	tDVAC [ps] @  V <sub>IH/Ldiff(AC)</sub>   = 440 mV	tDVAC [ps] @  V <sub>IH/Ldiff(AC)</sub>   = 600 mV
	min	min
> 4.0	175	75
4.0	170	57
3.0	167	50
2.0	163	38
1.8	162	34
1.6	161	29
1.4	159	22
1.2	155	13
1.0	150	0
< 1.0	150	0




Figure 108 — Definition of differential ac-swing and "time above ac-level"  $t_{\rm DVAC}$ 

#### **Test References**

See Table 78 - Allowed Time Before Ringback (tDVAC) for CK\_t-CK\_s and DQS\_t-DQS\_c in the JESD209-2B.

#### **PASS Condition**

The worst measured tDVAC(Clock) shall be within the specification limit.

- 1 Pre-condition the oscilloscope setting.
- 2 Trigger on rising edge of the clock signal under test.
- 3 Find all crossings on rising/falling edges of the signal under test that cross V<sub>ILdiff</sub>(AC).
- 4 Find all crossings on rising/falling edges of the signal under test that cross V<sub>IHdiff</sub>(AC).
- 5 tDVAC(Clock) is the time interval starting from a rising  $V_{IHdiff}(AC)$ crossing point and ending at the following falling  $V_{\mbox{IHdiff}}(AC)$  crossing point.
- $\boldsymbol{6}$  tDVAC(Clock) is also the time interval starting from a falling  $V_{ILdiff}(AC)$ crossing point and ending at the following rising  $V_{ILdiff}(AC)$  crossing point.
- 7 Collect all tDVAC(Clock) results.
- 8 Determine the worst result from the set of tDVAC(Clock) measured.
- **9** Report the worst result from the set of tDVAC(Clock) measured. No compliance limit checking is performed for this test. You need to manually check the test status (pass/fail) of this test based upon the worst tDVAC(Clock) and slew rate reported.

# tQHS, Data Hold Skew Factor - Test

The purpose of this test is to verify that the time interval from the data output (DQ rising and falling edge) associated with a falling clock edge access time to the nearest falling edge of the clock must be within the conformance limits as specified in the JEDEC specification.

## Signals of Interest

Mode Supported: LPDDR2 only

Signal cycle of interest: READ

Signal(s) of Interest:

- Data Signals (supported by Data Strobe Signal)
- Clock Signal (CK as Reference Signal)

Optional Signal(s):

• Chip Select Signal (this signal is used to separate DQS signals from different rank of memory)

Signals required to perform the test on the oscilloscope:

- Data Signal, DQ
- Data Strobe Signal, DQS
- Clock Signal, CK
- Chip Select Signal, CS (\*Optional)

# Test Definition Notes from the Specification

Table 123 LPDDR2 AC Timing Table

Parameter													Unit	
		max	t <sub>CK</sub>	1066	933	800	667	533	466 <sup>*5</sup>	400	333	266* <sup>5</sup>	200* <sup>5</sup>	
Read Parameters*14														
Data hold skew factor	tQHS	max		230	260	280	340	400	450	480	600	750	1000	ps

#### **Test References**

See Table 103 - LPDDR2 AC Timing Table in the JESD209-2B.

#### **PASS Condition**

The worst measured tQHS shall be within the specification limit.

- 1 Acquire and split the read and write bursts of the acquired signal.
- 2 Take the first valid READ burst found.
- 3 Find all of the Data middle crossing points at  $V_{REF}$  in the burst.
- 4 For the first found Data middle crossing point, find the Clock middle crossing point that is closest to the first Data middle crossing point. If the closest clock crossing point is a falling edge then compare these two crossing points and store as a measurement result in a result list. If the closest clock crossing point is a rising edge then disregard the found points as measurement results.
- 5 Perform the previous step for the rest of the found Data middle crossing points.
- 6 Find the worst measurement among all values in the result list. Take the worst measurement as the test result.
- 7 Display the test result by going to the measurement location on the waveform and locate the marker to Data middle crossing point and Clock middle crossing point.
- 8 Compare the worst result against the compliance test limit.

#### tDQSCKDS Test - DQSCK Delta Short Test

The purpose of this test is to verify that the DQSCK difference within 160 ns must be within the conformance limit as specified in the JEDEC specification. Each individual DQSCK is defined as time interval from data strobe output (DQS Rising) first rising edge of sub-burst to the rising edge of the clock that before tDQSCK delay (cycle) before nearest rising edge of the clock.

# **Signals of Interest**

Mode Supported: LPDDR2

Signal cycle of interest: READ

Require Read/Write separation: Yes

Signal(s) of Interest:

- Data Strobe Signal (supported by Data Signal)
- Clock Signal (CK as Reference Signal)

Required Signals that are needed to perform this test on oscilloscope:

- Data Signal, DQ
- Data Strobe Signal, DQS
- Clock Signal, CK
- Chip Select Signal, CS

**Table 124** LPDDR2 AC Timing Table

Parameter	Symbol	min	min												
		max	t <sub>CK</sub>	1066	933	800	667	533	466 <sup>*5</sup>	400	333	266* <sup>5</sup>	200* <sup>5</sup>	·	
Read Parameters*14															
DQSCK Delta Short	tDQSCKDS	max		330	380	450	540	670	770	900	1080	1350	1800	ps	




Figure 31 — LPDDR2: t<sub>DOSCKDS</sub> timing

#### **Test References**

See Table 103 - LPDDR2 AC Timing Table in the JESD209-2B.

#### **PASS Condition**

The worst measured tDQSCKDS shall be within the specification limit.

- 1 Acquire and split read and write burst of the acquired signal. (See notes on DDR read/write separation)
- 2 Gather all tDQSCKm value in all valid READ bursts found in acquisition. Here is the sub-procedure to measure tDQSCKm value;
- 3 Evaluate all the sub-burst in the current burst by checking with Chip Select signal.
- 4 Find all DQS middle cross point at Vref in the said burst. (See notes on threshold)

- 5 Find all Clock middle cross point at Vref in the said burst. (See notes on threshold)
- 6 For sub-burst # 1, find the first DQS rising edge by search the earliest rising cross point among all found DQS middle cross point within current sub-burst. Take the found point (first DQS rising edge) as tDQSCKm strobe point.
- 7 Find the closest Clock DQS: the Clock rising middle cross point that closest to first DQS rising edge.
- 8 Find tDQSCKm clock point which clock middle crosspoint that before closest Clock - DQS at tDQSCK Delay (cycle). By default, tDQSCK Delay is one cycle. In example, for tDQSCK Delay = 1, tDQSCKm clock point is clock middle crosspoint that previous of closest Clock - DQS. For tDQSCK Delay = 3, tDQSCKm clock point is clock middle crosspoint that three clock before with closest Clock - DQS. tDQSCK Delay is configurable in configuration page.
- 9 Compare these tDQSCKm strobe point to tDQSCKm clock point as a tDQSCKm value. Mathematically, tDQSCKm = tDQSCKm strobe point tDQSCKm clock point.
- 10 Repeat procedure (d) to (g) for the rest of sub-burst in the current burst.
- 11 Perform checking of tDQSCKm #1 value with tDQSCKm #2 value. If the distance of clock reference of these two measured tDQSCKm is within 160 ns, then compare tDQSCKm #1 value and tDQSCKm #2 value. Mathematically, tDQSCKDS #1 = |tDQSCKm #1 - tDQSCKm #2|. Otherwise, if the distance of clock reference of these two measured tDQSCKm is more than 160ns, disregard to perform any comparison. Perform this procedure to all possible cross check of gathered tDQSCKm.
- 12 The largest tDQSCKDS value found will be taken as test result.
- 13 Display the test result by spot to measurement location on waveform and locate the marker to tDQSCKm strobe point and tDQSCKm clock point for pair of worst tDQSCKm.
- 14 Compare test result to compliance test limit.

#### tDQSCKDM Test - DQSCK Delta Medium Test

The purpose of this test is to verify that the DQSCK difference within 1.6 us must be within the conformance limit as specified in the JEDEC specification. Each individual DQSCK is defined as time interval from data strobe output (DQS Rising) first rising edge of sub-burst to the rising edge of the clock that before tDQSCK delay (cycle) before nearest rising edge of the clock.

# **Signals of Interest**

Mode Supported: LPDDR2

Signal cycle of interest: READ

Require Read/Write separation: Yes

Signal(s) of Interest:

Data Strobe Signal (supported by Data Signal)

• Clock Signal (CK as Reference Signal)

Optional Signal(s):

Chip Select Signal (this signal is used to separate DQ signals from different rank of memory)

Required Signals that are needed to perform this test on oscilloscope:

- Data Signal, DQ
- Data Strobe Signal, DQS
- Clock Signal, CK
- Chip Select Signal, CS

**Table 125** LPDDR2 AC Timing Table

Parameter	Symbol	min	min					LPI	DDR2					Unit
		max	t <sub>CK</sub>	1066	933	800	667	533	466 <sup>*5</sup>	400	333	266* <sup>5</sup>	200* <sup>5</sup>	
Read Parameters* <sup>14</sup>														
DQSCK Delta Medium	tDQSCKDM	max		680	780	900	1050	1350	1550	1800	1900	2000	2100	ps




Figure 30 — LPDDR2:  $t_{\text{DQSCKDM}}$  timing

#### **Test References**

See Table 103 - LPDDR2 AC Timing Table in the JESD209-2B.

#### **PASS Condition**

The worst measured tDQSCKDM shall be within the specification limit.

- 1 Acquire and split read and write burst of the acquired signal. (See notes on DDR read/write separation)
- 2 Gather all tDQSCKm value in all valid READ bursts found in acquisition. Here is the sub-procedure to measure tDQSCKm value;
- 3 Evaluate all the sub-burst in the current burst by checking with Chip Select signal.

- 4 Find all DQS middle cross point at Vref in the said burst. (See notes on threshold)
- 5 Find all Clock middle cross point at Vref in the said burst. (See notes on threshold)
- 6 For sub-burst # 1, find the first DQS rising edge by search the earliest rising cross point among all found DQS middle cross point within current sub-burst. Take the found point (first DQS rising edge) as tDQSCKm strobe point.
- 7 Find the closest Clock DQS: the Clock rising middle cross point that closest to first DQS rising edge.
- 8 Find tDQSCKm clock point which clock middle crosspoint that before closest Clock - DQS at tDQSCK Delay (cycle). By default, tDQSCK Delay is one cycle. In example, for tDQSCK Delay = 1, tDQSCKm clock point is clock middle crosspoint that previous of closest Clock - DQS. For tDQSCK Delay = 3, tDQSCKm clock point is clock middle crosspoint that three clock before with closest Clock - DQS. tDQSCK Delay is configurable in configuration page.
- **9** Compare these tDQSCKm strobe point to tDQSCKm clock point as a tDQSCKm value. Mathematically, tDQSCKm = tDQSCKm strobe point tDQSCKm clock point.
- 10 Repeat procedure (d) to (g) for the rest of sub-burst in the current burst.
- 11 Perform checking of tDQSCKm #1 value with tDQSCKm #2 value. If the distance of clock reference of these two measured tDQSCKm is within 1.6us, then compare tDQSCKm #1 value and tDQSCKm #2 value. Mathematically, tDQSCKDM #1 = |tDQSCKm #1 - tDQSCKm #2|. Otherwise, if the distance of clock reference of these two measured tDQSCKm is more than 1.6us, disregard to perform any comparison. Perform this procedure to all possible cross check of gathered tDQSCKm.
- 12 The largest tDQSCKDM value found will be taken as test result.
- 13 Display the test result by spot to measurement location on waveform and locate the marker to tDQSCKm strobe point and tDQSCKm clock point for pair of worst tDQSCKm.
- **14** Compare test result to compliance test limit.

# 14 Clock Timing (CT) Tests



# 15 Data Strobe Timing (DST) Tests

```
Probing for Data Strobe Timing Tests 275
tHZ(DQ), DQ Out HIGH Impedance Time From CK/CK# - Test 277
tLZ(DQS), DQS Low-Impedance Time from CK/CK# - Test 280
tLZ(DQ), DQ Low-Impedance Time from CK/CK# - Test 283
tDQSQ, DQS-DQ Skew for DQS and Associated DQ Signals - Test 286
tQH, DQ/DQS Output Hold Time From DQS - Test 290
tDQSS, DQS Latching Transition to Associated Clock Edge - Test 294
tDQSH, DQS Input HIGH Pulse Width - Test 299
tDQSL, DQS Input Low Pulse Width - Test 303
tDSS, DQS Falling Edge to CK Setup Time - Test 307
tDSH, DQS Falling Edge Hold Time from CK - Test 311
tWPST, Write Postamble - Test 315
tWPRE, Write Preamble - Test 319
tRPRE, Read Preamble - Test 323
tRPST. Read Postamble - Test 328
tHZ(DQ) Test (Low Power), DQ Out HIGH Impedance Time From Clock -
    Test 333
tHZ(DQS) Test (Low Power), DQS Out HIGH Impedance Time From Clock -
    Test 336
tLZ(DQS) Test (Low Power), DQS Low-Impedance Time from Clock -
    Test 339
tLZ(DQ) Test (Low Power), DQ Low-Impedance Time from Clock -
    Test 342
tQSH, DQS Output High Pulse Width - Test 345
tQSL, DQS Output Low Pulse Width - Test 348
tDQSS Test (Low Power), DQS Latching Transition to Associated Clock
     Edge - Test 351
tDVAC (Strobe), Time Above VIHdiff(AC)/below VILdiff(AC) - Test 354
```

This section provides the Methods of Implementation (MOIs) for Data Strobe Timing tests using an Agilent Infiniium oscilloscope, recommended InfiniiMax 116xA or 113xA probe amplifiers, differential solder-in probe head and the DDR2(+LP) Compliance Test Application.

NOTE

Both XYZ# and  $\overline{XYZ}$  are referring to compliment. Thus, CK# is the same as  $\overline{CK}$ .

# **Probing for Data Strobe Timing Tests**

When performing the Data Strobe Timing tests, the DDR2(+LP) Compliance Test Application will prompt you to make the proper connections. The connection for Data Strobe Timing tests may look similar to the following diagram. Refer to the Connection tab in DDR2(+LP) Electrical Performance Compliance Test application for the exact number of probe connections. Typically, you need minimum three probe connections to run the tests.




Figure 26 Probing for Data Strobe Timing Tests with Three Probes

You can use any of the oscilloscope channels as Pin Under Test (PUT) source channel. You can identify the channels used for each signal in the Configuration tab of the DDR2(+LP) Compliance Test Application. (The channels shown in Figure 26 are just examples).

For more information on the probe amplifiers and differential probe heads, see Chapter 20, "InfiniiMax Probing," starting on page 503.

#### **Test Procedure**

- 1 Start the automated test application as described in "Starting the DDR2(+LP) Compliance Test Application" on page 43.
- 2 Ensure that the RAM reliability test software is running on the computer system where the DDR2/LPDDR2 Device Under Test (DUT) is

- attached. This software will perform test on all the unused RAM on the system by producing repetitive burst of read-write data signals to the DDR2/LPDDR2 memory.
- **3** Connect the differential solder-in probe head to the PUTs on the DDR2/LPDDR2 devices.
- 4 Connect the oscilloscope probes to any channels of the oscilloscope.
- 5 In the DDR2(+LP) Test application, click the Set Up tab.
- 6 Select the Speed Grade options. For Clock Timing Tests that support DDR2, you can select any speed grade within the selection: DDR2-400, DDR2-533, DDR2-667, DDR2-800, DDR2-1066. To access the LPDDR2 Speed Grade options (for tests that support LPDDR2), check the Low Power box.
- 7 Type in or select the Device Identifier as well as User Description from the drop-down list. Enter your comments in the Comments text box.
- **8** Click the Select Tests tab and check the tests you want to run. Check the parent node or group to check all the available tests within the group.




Figure 27 Selecting Data Strobe Timing Tests

**9** Follow the DDR2(+LP) Test application's task flow to set up the configuration options, run the tests and view the tests results.

# tHZ(DQ), DQ Out HIGH Impedance Time From CK/CK# - Test

The purpose of this test is to verify that the time when the DQ is no longer driving (from HIGH state OR LOW state to the high impedance stage), to the clock signal crossing, is within the conformance limits as specified in the JEDEC specification.

## **Signals of Interest**

Mode Supported: DDR2, for LPDDR2, refer to the tHZ(DQ) Test (Low Power)

Signal cycle of interest: READ

Signal(s) of Interest:

- Data Signal (supported by Data Strobe Signal)
- Clock Signal (CK as Reference Signal)

Optional signal(s):

- Chip Select Signal (this signal is used to separate DQ signals from different rank of memory)
- Signals required to perform the test on the oscilloscope:
- Data Signal, DQ
- Data Strobe Signal, DQS
- Clock Signal, CK
- Chip Select Signal, CS (optional)


Table 126 Timing Parameter By Speed Grade (DDR2-400 and DDR2-533) & (DDR2-667 and DDR2-800)

Parameter	Symbol	1		DDR2-533			Specific
				Min Max			Notes
Data-out high-impedance time from $CK/\overline{CK}$	tHZ	x	tAC max	x	tAC max	ps	18

Parameter	Symbol	DDR2-667		DDR2-800			Specific	
		Min Max M		Min	Max		Notes	
Data-out high-impedance time from $CK/\overline{CK}$	tHZ	x	tAC max	×	tAC max	ps	18, 40	

Figure 97 — Method for calculating transitions and endpoints

JEDEC Standard No. 79-2E




**Table 127** Timing Parameter By Speed Grade (DDR2-1066)

Parameter	Symbol	DDR2-1066	j		Specific
		Min	Max		Notes
Data-out high-impedance time from $CK/\overline{CK}$	tHZ	x	tAC max	ps	15,35

Figure 85 — Method for calculating transitions and endpoints

Standard No. 208



#### **Test References**

See Table 41 - Timing Parameters by Speed Grade (DDR2-400 and DDR2-533) and Table 42 - Timing Parameters by Speed Grade (DDR2-667 and DDR2-800) in the JEDEC Standard JESD79-2E.

Also see Table 41 - Timing Parameters by Speed Grade (DDR2-1066) in the JESD208.

#### **PASS Condition**

The measured tHZ(DQ) shall be within the specification limit.

#### **Measurement Algorithm**

- 1 Acquire and split read and write burst of the acquired signal.
- **2** Take the first valid READ burst found.
- **3** Find tHZEndPoint(DQ) of the burst.
- **4** Find the nearest rising Clock crossing.
- 5 tHZ(DQ) is the time interval of the rising Clock edge's crossing point to the tHZEndPoint.
- **6** Report tHZ(DQ)

NOTE

Some designs do not have tri-state at V<sub>REF</sub> (for example, 0.9V). This test is not guaranteed when this scenario happens, as there is no significant point of where the driver has been turned-off.

# tLZ(DQS), DQS Low-Impedance Time from CK/CK# - Test

The purpose of this test is to verify that the time when the DQS starts driving (from tri-state to HIGH/LOW state) to the clock signal crossing, is within the conformance limit as specified in the JEDEC specification.

## Signals of Interest

Mode Supported: DDR2, for LPDDR2, refer to tLZ(DQS) Test (Low Power)

Signal cycle of interest: READ

Signal(s) of Interest:

- Data Strobe Signal (supported by Data Signal)
- Clock Signal (CK as Reference Signal)

Optional signal(s):

- Chip Select Signal (this signal is used to separate DQ signals from different rank of memory)
- Signals required to perform the test on the oscilloscope:
- Data Signal, DQ
- Data Strobe Signal, DQS
- Clock Signal, CK
- Chip Select Signal, CS (optional)


Table 128 Timing Parameter By Speed Grade (DDR2-400 and DDR2-533) & (DDR2-667 and DDR2-800)

Parameter	Symbol	DDR2	-400	DDR2-	-533		Specific	
			Max	Min Max			Notes	
$\overline{DQS/(\overline{DQS})}$ low-impedance time from CK/ $\overline{CK}$	tLZ(DQS)	tAC min	tAC max	tAC min	tAC max	ps	18	

Parameter	Symbol	DDR2-667		DDR2	-800		Specific	
		Min	Max	Min	Max		Notes	
$\overline{DQS}/\overline{\overline{QQS}}$ low-impedance time from $\overline{CK}/\overline{\overline{CK}}$	tLZ(DQS)	tAC min	tAC max	tAC min	tAC max	ps	18, 40	

Figure 97 — Method for calculating transitions and endpoints

JEDEC Standard No. 79-2E




**Table 129** Timing Parameter By Speed Grade (DDR2-1066)

Parameter	Symbol	DDR2-	1066		Specific
		Min	Max		Notes
$\overline{DQS/(\overline{DQS})}$ low-impedance time from $\overline{CK}/\overline{CK}$	tLZ(DQS)	tAC min	tAC max	ps	15,35

Figure 85 — Method for calculating transitions and endpoints

Standard No. 208



#### **Test References**

See Table 41 - Timing Parameters by Speed Grade (DDR2-400 and DDR2-533) and Table 42 - Timing Parameters by Speed Grade (DDR2-667 and DDR2-800) in the JEDEC Standard JESD79-2E.

Also see Table 41 - Timing Parameters by Speed Grade (DDR2-1066) in the JESD208.

#### **PASS Condition**

The measured tLZ(DQS) shall be within the specification limit.

- 1 Acquire and split read and write burst of the acquired signal.
- **2** Take the first valid READ burst found.
- 3 Find tLZBeginPoint(DQS) of the burst.
- 4 Find the nearest Clock rising edge.
- 5 tLZ(DQS) is the time interval of the rising Clock edge's crossing point to the tLZBeginPoint(DQS).
- **6** Report tLZ(DQS)

# tLZ(DQ), DQ Low-Impedance Time from CK/CK# - Test

The purpose of this test is to verify that the time when the DQ starts driving (from high impedance state to HIGH/LOW state), to the clock signal crossing, is within the conformance limit as specified in the JEDEC specification.

## Signals of Interest

Mode Supported: DDR2, for LPDDR2, refer to the tLZ(DQ) Test (Low Power)

Signal cycle of interest: READ

Signal(s) of Interest:

- Data Signal (supported by Data Strobe Signal)
- Clock Signal (CK as Reference Signal)

Optional signal(s):

- Chip Select Signal (this signal is used to separate DQ signals from different rank of memory)
- Signals required to perform the test on the oscilloscope:
- Data Signal, DQ
- Data Strobe Signal, DQS
- Clock Signal, CK
- Chip Select Signal, CS (optional)


Table 130 Timing Parameters by Speed Grade (DDR2-400 and DDR2-533) & (DDR2-667 and DDR2-800)

Parameter	Symbol	DDR2-4	DDR2-400		33		Specific
		Min Max		Min Max			Notes
DQ LOW impedance time from CK/CK	tLZ(DQ)	2 x tAC min	tAC max	2 x tAC min	tAC max	ps	18

Parameter	Symbol	DDR2-667		DDR2-8	00		Specific
		Min Max		Min Max			Notes
DQ LOW impedance time from CK/CK	tLZ(DQ)	2 x tAC min	tAC max	2 x tAC min	tAC max	ps	18, 40

Figure 97 — Method for calculating transitions and endpoints

JEDEC Standard No. 79-2E




**Table 131** Timing Parameters by Speed Grade (DDR2-1066)

Parameter	Symbol	DDR2-1066			Specific
		Min	Max		Notes
DQ LOW impedance time from CK/CK	tLZ(DQ)	2 x tAC min	tAC max	ps	15,35

Figure 85 — Method for calculating transitions and endpoints

Standard No. 208



## **Test References**

See Table 41 - Timing Parameters by Speed Grade (DDR2-400 and DDR2-533) and Table 42 - Timing Parameters by Speed Grade (DDR2-667 and DDR2-800), in the JEDEC Standard JESD79-2E.

Also see Table 41 - Timing Parameters by Speed Grade (DDR2-1066) in the JESD208.

#### **PASS Condition**

The measured tLZ(DQ) shall be within the specification limit.

- 1 Acquire and split read and write burst of the acquired signal.
- **2** Take the first valid READ burst found.
- 3 Find tLZBeginPoint(DQ) of the said burst.
- 4 Find the nearest Clock rising edge.
- 5 tLZ(DQ) is the time interval of the rising Clock edge's crossing point to the tLZBeginPoint(DQ).
- 6 Report tLZ(DQ)

# tDQSQ, DQS-DQ Skew for DQS and Associated DQ Signals - Test

The purpose of this test is to verify that the time interval from the data strobe output (DQS rising and falling edge) access time to the associated data (DQ rising and falling) signal is within the conformance limit as specified in the JEDEC specification.

#### Signals of Interest

Mode Supported: DDR2 and LPDDR2

Signal cycle of interest: READ

Signal(s) of Interest:

• Data Signal (supported by Data Strobe Signal)


Optional signal(s):

- Chip Select Signal (this signal is used to separate DQ signals from different rank of memory)
- Signals required to perform the test on the oscilloscope:
- Data Signal, DQ
- Data Strobe Signal, DQS
- Chip Select Signal, CS (optional)

Table 132 Timing Parameters by Speed Grade (DDR2-400 and DDR2-533) & (DDR2-667 and DDR2-800)

Parameter	Symbol	DDR2-400		DDR2-533	}		Specific	
		Min	Max	Min	Max		Notes	
DQS-DQ skew for DQS and associated DQ signals	tDQSQ	x	350	x	300	ps	13	

Parameter	Symbol	DDR2-667		DDR2-800	)		Specific	
		Min	Max	Min	Max		Notes	
DQS-DQ skew for DQS and associated DQ signals	tDQSQ	×	240	-	200	ps	13	






Table 133 Timing Parameters by Speed Grade (DDR2-1066)

Parameter	Symbol	DDR2-106	6		Specific
		Min	Max		Notes
DQS-DQ skew for DQS and associated DQ signals	tDQSQ	х	175	ps	11




Table 134 LPDDR2 AC Timing Table

Parameter Symbol min min LPDDR2												Unit
	max   t <sub>CK</sub>   1066   933   800   667   533   466*5   400   333   266*5   200*5											
Read Parameters*14												
DQS-DQ tDQSQ max 200 220 240 280 340 370 400 500 600 700 skew											ps	

#### **Test References**

See Table 41 - Timing Parameters by Speed Grade (DDR2-400 and DDR2-533) and Table 42 - Timing Parameters by Speed Grade (DDR2-667 and DDR2-800), in the JEDEC Standard JESD79-2E.

Also see Table 41 - Timing Parameters by Speed Grade (DDR2-1066) in the JESD208.

Also see Table 103 - LPDDR2 AC Timing Table in JESD209-2B.

#### **PASS Condition**

The worst measured tDQSQ shall be within the specification limit.

- 1 Acquire and split read and write burst of the acquired signal.
- 2 Take the first valid READ burst found.
- ${\bf 3}~{\rm Find}$  all valid rising and falling DQ crossings at  $V_{\rm REF}$  in the said burst.
- 4 For all DQ crossings found, locate the nearest DQS crossing (rising and falling).
- 5 Take the time difference from DQ crossing to DQS crossing as the tDQSQ.
- **6** Determine the worst result from the set of tDQSQ measured.

# tQH, DQ/DQS Output Hold Time From DQS - Test

The purpose of this test is to verify that the time interval from the data output hold time (DQ rising and falling edge) from the DQS (rising and falling edge) is within the conformance limit as specified in the JEDEC specification.

## **Signals of Interest**

Mode Supported: DDR2 and LPDDR2

Signal cycle of interest: READ

Signal(s) of Interest:


• Data Signal (supported by Data Strobe Signal)


- Chip Select Signal (this signal is used to separate DQ signals from different rank of memory)
- Signals required to perform the test on the oscilloscope:
- Data Signal, DQ
- Data Strobe Signal, DQS
- Chip Select Signal, CS (optional)

Table 135 Timing Parameters by Speed Grade (DDR2-400 and DDR2-533) & (DDR2-667 and DDR2-800)

Parameter	Symbol	DDR2-4	DDR2-400		i33		Specific
		Min	Max	Min	Max		Notes
DQ/DQS output hold time from DQS	tQH	tHP-tQHS	х	tHP-tQHS	х	ps	

Parameter	Symbol	DDR2-	667	DDR2-	B00		Spe-
		Min	Max	Min	Max		cific Notes
DQ/DQS output hold time from DQS	tQH	tHP-tQHS	x	tHP-tQHS	х	ps	39





**Table 136** Timing Parameters by Speed Grade (DDR2-1066)

Parameter	Symbol	DDR2-1066			Specific
		Min Max			Notes
DQ/DQS output hold time from DQS	tΩH	tHP-tQHS	Х	ps	34




Table 137 LPDDR2 AC Timing Table

Parameter	Symbol	min	min					LPI	DDR2					Unit
		max	t <sub>CK</sub>	1066	933	800	667	533	466 <sup>*5</sup>	400	333	266* <sup>5</sup>	200* <sup>5</sup>	
Read Parameters*14														
DQ/DQS output hold time from DQS	tQH	min						t <sub>QHP</sub>	- t <sub>QHS</sub>					ps

## **Test References**

See Table 41 - Timing Parameters by Speed Grade (DDR2-400 and DDR2-533) and Table 42 - Timing Parameters by Speed Grade (DDR2-667 and DDR2-800), in the JEDEC Standard JESD79-2E.

Also see Table 41 - Timing Parameters by Speed Grade (DDR2-1066) in the JESD208.

Also see Table 103 - LPDDR2 AC Timing Table in JESD209-2B.

# **PASS Condition**

The worst measured tQH shall be within the specification limit.

- 1 Acquire and split read and write burst of the acquired signal.
- 2 Take the first valid READ burst found.
- ${\bf 3}~{\rm Find}$  all valid rising and falling DQ crossings at  $V_{REF}$  in the said burst.
- 4 For all DQ crossings found, locate the nearest DQS rising/falling crossing.
- 5 Using the found DQS rising/falling crossing, locate the DQS rising/falling crossing prior to it.
- 6 Take the time difference from DQ crossing to DQS crossing as the tQH.
- 7 Determine the worst result from the set of tQH measured.

# tDQSS, DQS Latching Transition to Associated Clock Edge - Test

The purpose of this test is to verify that the time interval from the data strobe output (DQS falling edge) access time to the associated clock (crossing point) is within the conformance limit as specified in the JEDEC specification.

## Signals of Interest

Mode Supported: DDR2, for LPDDR2, refer to the tDQSS Test (Low Power)

Signal cycle of interest: WRITE

Signal(s) of Interest:


- Data Strobe Signal (supported by Data Signal)
- · Clock Signal


- Chip Select Signal (this signal is used to separate DQ signals from different rank of memory.)
- Signals required to perform the test on the oscilloscope:
- Data Signal, DQ
- Data Strobe Signal, DQS
- Clock Signal, CK
- Chip Select Signal, CS (optional)


Table 138 Timing Parameters by Speed Grade (DDR2-400 and DDR2-533) & (DDR2-667 and DDR2-800)

Parameter	Symbol	DDR2-40	0	DDR2-53	3		Specific
		Min	Max	Min	Max		Notes
DQS latching rising transitions to associated clock edges	tDQSS	-0.25	0.25	-0.25	0.25	tCK	

Parameter	Symbol	DDR2-66	7	DDR2-18	0		Specific
		Min	Max	Min	Max		Notes
DQS latching rising transitions to associated clock edges	tDQSS	-0.25	0.25	-0.25	0.25	tCK(avg)	30














Figure 44 — Write data mask

Table 139 Timing Parameters by Speed Grade (DDR2-1066)

Parameter		DDR2-10	66		Specific
		Min	Max		Notes
DQS latching rising transitions to associated clock edges	tDQSS	-0.25	0.25	tCK(avg)	25








Figure 36 - Write data mask

#### **Test References**

See Table 41 - Timing Parameters by Speed Grade (DDR2-400 and DDR2-533) and Table 42 - Timing Parameters by Speed Grade (DDR2-667 and DDR2-800), in the JEDEC Standard JESD79-2E.

Also see Table 41 - Timing Parameters by Speed Grade (DDR2-1066) in the JESD208.

## **PASS Condition**

The worst measured tDQSS shall be within the specification limit.

- 1 Acquire and split read and write burst of the acquired signal.
- 2 Take the first valid WRITE burst found.
- **3** Find all valid rising DQS crossings in the said burst.
- 4 For all DQS crossings found, locate the nearest Clock rising crossing.

#### **15** Data Strobe Timing (DST) Tests

- **5** Take the time difference from DQS crossing to Clock crossing as the tDQSS.
- **6** Determine the worst result from the set of tDQSS measured.

# tDQSH, DQS Input HIGH Pulse Width - Test

The purpose of this test is to verify that the width of the high level of the data strobe signal is within the conformance limit as specified in the JEDEC specification.

### Signals of Interest

Mode Supported: DDR2, LPDDR2

Signal cycle of interest: WRITE

Signal(s) of Interest:

• Data Strobe Signal (supported by Data Signal)

- Chip Select Signal (this signal is used to separate DQ signals from different rank of memory.)
- Signals required to perform the test on the oscilloscope:
- Data Signal, DQ
- Data Strobe Signal, DQS
- Chip Select Signal, CS (optional)

Table 140 Timing Parameters by Speed Grade (DDR2-400 and DDR2-533) & (DDR2-667 and DDR2-800)

Parameter	Symbol	DDR2-400		DDR2-533			Specific
		Min	Max	Min	Max		Notes
DQS input HIGH pulse width	tDQSH	0.35	x	0.35	X	tCK	

Parameter	Symbol	DDR2-667	DDR2-667				Specific
		Min	Max	Min	Max		Notes
DQS input HIGH pulse width	tDQSH	0.35	x	0.35	×	tCK(avg)	




Figure 38 — Data input (write) timing




Figure 83 — Data Input (Write) Timing

**Table 141** Timing Parameters by Speed Grade (DDR2-1066)

Parameter	Symbol	DDR2-1066	6		Specific
		Min Max			Notes
DQS input HIGH pulse width	tDQSH	0.35	x	tCK(avg)	




Table 142 LPDDR2 AC Timing Table

DM

Parameter	Symbol	min	min		LPDDR2									Unit
		max	t <sub>CK</sub>	1066	6 933 800 667 533 466 <sup>*5</sup> 400 333 266 <sup>*5</sup> 200 <sup>*5</sup>									
Write Parameters*14														
DQS input high-level width	tDQSH	min						0.	.4					t <sub>CK</sub> (avg)

JEDEC Standard No. 209-2B




Figure 40 — Data input (write) timing

#### **Test References**

See Table 41 - Timing Parameters by Speed Grade (DDR2-400 and DDR2-533) and Table 42 - Timing Parameters by Speed Grade (DDR2-667 and DDR2-800), in the JEDEC Standard JESD79-2E.

Also see Table 41 - Timing Parameters by Speed Grade (DDR2-1066) in the JESD208.

Also see Table 103 - LPDDR2 AC Timing Table in the JESD209-2B.

#### **PASS Condition**

The worst measured tDQSH shall be within the specification limit.

- 1 Acquire and split read and write burst of the acquired signal.
- **2** Take the first valid WRITE burst found.
- 3 Find all valid rising and falling DQS crossings in the said burst.
- 4 tDQSH is the time interval starting from a rising edge of the DQS and ending at the following falling edge.
- **5** Collect all tDQSH.
- 6 Determine the worst result from the set of tDQSH measured.

# tDQSL, DQS Input Low Pulse Width - Test

The purpose of this test is to verify that the width of the low level of the Data Strobe signal is within the conformance limit as specified in the JEDEC specification.

### Signals of Interest

Mode Supported: DDR2, LPDDR2

Signal cycle of interest: WRITE

Signal(s) of Interest:

• Data Strobe Signal (supported by Data Signal)

- Chip Select Signal (this signal is used to separate DQ signals from different rank of memory)
- Signals required to perform the test on the oscilloscope:
- Data Signal, DQ
- Data Strobe Signal, DQS
- Chip Select Signal, CS (optional)

Table 143 Timing Parameters by Speed Grade (DDR2-400 and DDR2-533) & (DDR2-667 and DDR2-800)

Parameter	Symbol	DDR2	DDR2-400		-533		Specific
		Min	Max	Min	Max		Notes
DQS input LOW pulse width	tDQSL	0.35	x	0.35	x	tCK	

Parameter	Symbol	DDR2	-667	DDR2	-800		Specific
		Min	Max	Min	Max		Notes
DQS input LOW pulse width	tDQSL	0.35	x	0.35	×	tCK(avg)	





Figure 38 — Data input (write) timing



**Table 144** Timing Parameters by Speed Grade (DDR2-1066)

Parameter	Symbol DDR2-1066		1066		Specific	
		Min Max			Notes	
DQS input LOW pulse width	tDQSL	0.35	х	tCK(avg)		




Table 145 LPDDR2 AC Timing Table

DM

Parameter	Symbol	min	min		LPDDR2									
		max	t <sub>CK</sub>	1066	1066 933 800 667 533 466 <sup>*5</sup> 400 333 266 <sup>*5</sup> 200 <sup>*5</sup>									
Write Parameters*14														
DQS input low-level width	tDQSL	min						0.	.4					t <sub>CK</sub> (avg)

JEDEC Standard No. 209-2B




Figure 40 — Data input (write) timing

#### **Test References**

See Table 41 - Timing Parameters by Speed Grade (DDR2-400 and DDR2-533) and Table 42 - Timing Parameters by Speed Grade (DDR2-667 and DDR2-800), in the JEDEC Standard JESD79-2E.

Also see Table 41 - Timing Parameters by Speed Grade (DDR2-1066) in the JESD208.

Also see Table 103 - LPDDR2 AC Timing Table in the JESD209-2B.

#### **PASS Condition**

The worst measured tDQSL shall be within the specification limit.

- 1 Acquire and split read and write burst of the acquired signal.
- **2** Take the first valid WRITE burst found.
- 3 Find all valid rising and falling DQS crossings in the said burst.
- 4 tDQSL is the time interval starting from a falling edge of the DQS and ending at the following rising edge.
- **5** Collect all tDQSL.
- 6 Determine the worst result from the set of tDQSL measured.

# tDSS, DQS Falling Edge to CK Setup Time - Test

The purpose of this test is to verify that the time interval from the falling edge of the data strobe (DQS falling edge) output access time to the clock setup time, is within the conformance limit as specified in the JEDEC specification.

## **Signals of Interest**

Mode Supported: DDR2, LPDDR2

Signal cycle of interest: WRITE

Signal(s) of Interest:


- Data Strobe Signal (supported by Data Signal)
- Clock Signal

- Chip Select Signal (this signal is used to separate DQ signals from different rank of memory)
- Signals required to perform the test on the oscilloscope:
- Data Signal, DQ
- Data Strobe Signal, DQS
- Clock Signal, CK
- Chip Select Signal, CS (optional)

Table 146 Timing Parameters by Speed Grade (DDR2-400 and DDR2-533) & (DDR2-667 and DDR2-800)

Parameter	Symbol	DDR2	-400	DDR2	-533		Specific
		Min	Max	Min	Max		Notes
DQS falling edge to CK setup time	tDSS	0.2	x	0.2	×	tCK(avg)	

Parameter	Symbol	DDR2	-667	DDR2	-800		Specific
		Min	Max	Min	Max		Notes
DQS falling edge to CK setup time	tDSS	0.2	x	0.2	×	tCK(avg)	30



**Table 147** Timing Parameters by Speed Grade (DDR2-1066)

Parameter	Symbol	DDR2-	DDR2-1066		Specific	
		Min Max			Notes	
DQS falling edge to CK setup time	tDSS	0.2	х	tCK(avg)	25	





Table 148 LPDDR2 AC Timing Table

Parameter	Symbol	min	min																LPDDR2				Unit
		max	t <sub>CK</sub>	1066	066 933 800 667 533 466 <sup>*5</sup> 400 333 266 <sup>*5</sup> 200 <sup>*5</sup>																		
Write Parameters*14																							
DQS falling edge to CK setup time	tDSS	min			0.2							t <sub>CK</sub> (avg)											



#### **Test References**

See Table 41 - Timing Parameters by Speed Grade (DDR2-400 and DDR2-533) and Timing Parameters by Speed Grade (DDR2-667 and DDR2-800), in the JEDEC Standard JESD79-2E.

Also see Table 41 - Timing Parameters by Speed Grade (DDR2-1066) in the JESD208.

Also see Table 103 - LPDDR2 AC Timing Table in JESD209-2B.

### **PASS Condition**

The worst measured tDSS shall be within the specification limit.

- 1 Acquire and split read and write burst of the acquired signal.
- 2 Take the first valid WRITE burst found.

- 3 Find all valid falling DQS crossings in the said burst.
- 4 For all falling DQS crossings found, locate all nearest next rising Clock edges.
- 5 tDSS is the time between falling DQS crossings and the Clock rising edges found.
- **6** Collect all tDSS.
- 7 Determine the worst result from the set of tDSS measured.

# tDSH, DQS Falling Edge Hold Time from CK - Test

The purpose of this test is to verify that the time interval from the falling edge of the data strobe output access time to the hold time of the clock, must be within the conformance limit as specified in the JEDEC specification.

### **Signals of Interest**

Mode Supported: DDR2, LPDDR2

Signal cycle of interest: WRITE

Signal(s) of Interest:


- Data Strobe Signal (supported by Data Signal)
- Clock Signal

- Chip Select Signal (this signal is used to separate DQ signals from different rank of memory)
- Signals required to perform the test on the oscilloscope:
- Data Signal, DQ
- Data Strobe Signal, DQS
- Clock Signal, CK
- Chip Select Signal, CS (optional)

Table 149 Timing Parameters by Speed Grade (DDR2-400 and DDR2-533) & (DDR2-667 and DDR2-800)

Parameter	Symbol	DDR2-400		DDR2-533			Specific
		Min Max		Min	Max		Notes
DQS falling edge hold time from CK	tDSH	0.2	x	0.2	x	tCK	

Parameter	Symbol	DDR2-667		DDR2-800			Specific
		Min Max M		Min Max			Notes
DQS falling edge hold time from CK	tDSH	0.2	x	0.2	×	tCK(avg)	30



**Table 150** Timing Parameters by Speed Grade (DDR2-1066)

Parameter	Symbol	DDR2-1066	i		Specific	
		Min Max			Notes	
DQS falling edge hold time from CK	tDSH	0.2	x	tCK(avg)	25	





Table 151 LPDDR2 AC Timing Table

Parameter	Symbol		min													Unit
		max	t <sub>CK</sub>	1066	933	800	667	533	466 <sup>*5</sup>	400	333	266* <sup>5</sup>	200* <sup>5</sup>			
Write Parameters*14																
DQS falling edge hold time from CK	tDSH	min			0.2								t <sub>CK</sub> (avg)			



#### **Test References**

See Table 41 - Timing Parameters by Speed Grade (DDR2-400 and DDR2-533) and Table 42 - Timing Parameters by Speed Grade (DDR2-667 and DDR2-800), in the JEDEC Standard JESD79-2E.

Also see Table 41 - Timing Parameters by Speed Grade (DDR2-1066) in the JESD208.

Also see Table 103 - LPDDR2 AC Timing Table in the JESD209-2B.

### **PASS Condition**

The worst measured tDSH shall be within the specification limit.

- 1 Acquire and split read and write burst of the acquired signal.
- 2 Take the first valid WRITE burst found.

- 3 Find all valid falling DQS crossings in the said burst.
- 4 For all falling DQS crossings found, locate all nearest prior rising Clock edges.
- 5 tDSH is the time between falling DQS crossings and the Clock rising edges found.
- 6 Collect all tDSH.
- 7 Determine the worst result from the set of tDSH measured.

# tWPST, Write Postamble - Test

The purpose of this test is to verify that the time when the DQS is no longer driving (from HIGH/LOW state to high impedance) from the last DQS signal crossing (last bit of the write data burst) for the Write cycle, is within the conformance limit as specified in the JEDEC specification.

## **Signals of Interest**

Mode Supported: DDR2, LPDDR2

Signal cycle of interest: WRITE

Signal(s) of Interest:

• Data Strobe Signal (supported by Data Signal)

- Chip Select Signal (this signal is used to separate DQ signals from different rank of memory)
- Signals required to perform the test on the oscilloscope:
- Data Signal, DQ
- Data Strobe Signal, DQS
- Chip Select Signal, CS (optional)

Table 152 Timing Parameters by Speed Grade (DDR2-400 and DDR2-533) & (DDR2-667 and DDR2-800)

Parameter	Symbol	DDR2-400		DDR2-533			Specific
		Min Max		Min	Max		Notes
WRITE Postamble	tWPST	0.4	0.6	0.4	0.6	tCK	10

Parameter	Symbol	1		DDR2-800			Specific Notes
				Min	Max		
WRITE Postamble	tWPST	0.4	0.6	0.4	0.6	tCK(avg)	10





Figure 38 — Data input (write) timing



**Table 153** Timing Parameters by Speed Grade (DDR2-1066)

Parameter	Symbol	DDR2-1066			Specific	
		Min Max			Notes	
WRITE Postamble	tWPST	0.4	0.6	tCK(avg)	10	




Table 154 LPDDR2 AC Timing Table

DM

Parameter	Symbol	min	min		LPDDR2 1066 933 800 667 533 466°5 400 333 266*5 200*5								Unit
		max	t <sub>CK</sub>	1066									
Write Parameters*14													
Write postamble	tWPST	min			0.4								t <sub>CK</sub> (avg )




Figure 40 — Data input (write) timing

## **Test References**

See Table 41 - Timing Parameters by Speed Grade (DDR2-400 and DDR2-533) and Table 42 - Timing Parameters by Speed Grade (DDR2-667 and DDR2-800), in the JEDEC Standard JESD79-2E.

Also see Table 41 - Timing Parameters by Speed Grade (DDR2-1066) in the JESD208.

Also see Table 103 - LPDDR2 AC Timing Table in the JESD209-2B.

#### **PASS Condition**

The measured tWPST shall be within the specification limit.

- 1 Acquire and split read and write burst of the acquired signal.
- 2 Take the first valid WRITE burst found.
- **3** Find the tHZEndPoint(DQS) of the said burst.
- 4 Find the last falling edge on DQS prior to the tHZEndPoint(DQS).
- 5 tWPST is the time interval between the found falling DQS edge's crossing to the tHZEndPoint(DQS).
- 6 Report tWPST.

# tWPRE, Write Preamble - Test

The purpose of this test is to verify that the time when the DQS starts to drive LOW (preamble behavior) to the first DQS signal crossing for the Write cycle, is within the conformance limit as specified in the JEDEC specification.

### **Signals of Interest**

Mode Supported: DDR2, LPDDR2

Signal cycle of interest: WRITE

Signal(s) of Interest:

• Data Strobe Signal (supported by Data Signal)

- Chip Select Signal (this signal is used to separate DQ signals from different rank of memory)
- Signals required to perform the test on the oscilloscope:
- Data Signal, DQ
- Data Strobe Signal, DQS
- Chip Select Signal, CS (optional)

Table 155 Timing Parameters by Speed Grade (DDR2-400 and DDR2-533) & (DDR2-667 and DDR2-800)

Parameter	Symbol			DDR2-533			Specific
				Min	Max		Notes
WRITE Preamble	tWPRE	0.35	x	0.35	×	tCK	

Parameter	Symbol			DDR2-800			Specific
				Min	Max		Notes
WRITE Preamble	tWPRE	0.35	x	0.35	×	tCK(avg)	




Figure 38 — Data input (write) timing




Figure 83 — Data Input (Write) Timing

**Table 156** Timing Parameters by Speed Grade (DDR2-1066)

Parameter	Symbol	DDR2-1066			Specific	
		Min Max			Notes	
WRITE Preamble	tWPRE	0.35	х	tCK(avg)		




Table 157 LPDDR2 AC Timing Table

DM

Parameter	Symbol	min	min	LPDDR2									Unit	
		max	t <sub>CK</sub>	1066	933	800	667	533	466 <sup>*5</sup>	400	333	266* <sup>5</sup>	200* <sup>5</sup>	
Write Parameters*14														
Write Preamble	tWPRE	min			0.35								t <sub>CK</sub> (avg )	




Figure 40 — Data input (write) timing

## **Test References**

See Table 41 - Timing Parameters by Speed Grade (DDR2-400 and DDR2-533) and Table 42 - Timing Parameters by Speed Grade (DDR2-667 and DDR2-800), in the JEDEC Standard JESD79-2E.

Also see Table 41 - Timing Parameters by Speed Grade (DDR2-1066) in the JESD208.

Also see Table 103 - LPDDR2 AC Timing Table in the JESD209-2B.

#### **PASS Condition**

The measured tWPRE shall be within the specification limit.

- 1 Acquire and split read and write burst of the acquired signal.
- 2 Take the first valid WRITE burst found.
- 3 Find the tLZBeginPoint(DQS) of the said burst.
- 4 Find the first rising edge on DQS of the found burst.
- 5 tWPRE is the time interval between the found rising DQS edge's crossing to the tLZBeginPoint(DQS).
- **6** Report tWPRE.

# tRPRE, Read Preamble - Test

The purpose of this test is to verify that the time when the DQS start driving LOW (\*preamble behavior) to the first DQS signal crossing for the Read cycle must be within the conformance limit as specified in the JEDEC specification.

## **Signals of Interest**

Mode Supported: DDR2, LPDDR2

Signal cycle of interest: READ

Signal(s) of Interest:


• Data Strobe Signal (supported by Data Signal)

- Chip Select Signal (this signal is used to separate DQ signals from different rank of memory)
- Signals required to perform the test on the oscilloscope:
- Data Signal, DQ
- Data Strobe Signal, DQS
- Chip Select Signal, CS (optional)

Table 158 Timing Parameters by Speed Grade (DDR2-400 and DDR2-533) & (DDR2-667 and DDR2-800)

Parameter	Symbol			DDR2-533			Specific
				Min	Max		Notes
READ Preamble	tRPRE	0.9	1.1	0.9	1.1	tCK	19

Parameter	Symbol			DDR2-800			Specific
				Min	Max		Notes
READ Preamble	tRPRE	0.9	1.1	0.9	1.1	tCK(avg)	19, 41







Figure 97 — Method for calculating transitions and endpoints

JEDEC Standard No. 79-2E



**Table 159** Timing Parameters by Speed Grade (DDR2-1066)

Parameter	Symbol	DDR2-1066	6		Specific
		Min	Max		Notes
READ Preamble	tRPRE	0.9	1.1	tCK(avg)	16,36

Figure 24 — Data output (read) timing

Standard No. 208




Figure 76 — Data output (read) timing

Standard No. 208






Figure 85 — Method for calculating transitions and endpoints

Standard No. 208





tLZ,tRPRE begin point = 2 x T1 - T2

Table 160 LPDDR2 AC Timing Table

Parameter	Symbol	min	min					LPD	DR2					Unit	
		max	t <sub>CK</sub>	1066	933	800	667	533	466 <sup>*5</sup>	400	333	266* <sup>5</sup>	200* <sup>5</sup>		
Read Parameters*14															
Read preamble	tRPRE	min			0.9										




Figure 23 — Data output (read) timing (t<sub>DQSCKmax</sub>)

JEDEC Standard No. 209-2B




Figure 24 — Data output (read) timing ( $t_{DQSCKmin}$ )

#### **Test References**

See Table 41 - Timing Parameters by Speed Grade (DDR2-400 and DDR2-533) and Table 42 - Timing Parameters by Speed Grade (DDR2-667 and DDR2-800), in the *JEDEC Standard JESD79-2E*.

Also see Table 41 - Timing Parameters by Speed Grade (DDR2-1066) in the  $J\!E\!S\!D\!208$ .

Also see Table 103 - LPDDR2 AC Timing Table in the JESD209-2B.

#### **PASS Condition**

The measured tRPRE shall be within the specification limit.

- 1 Acquire and split read and write burst of the acquired signal.
- 2 Take the first valid READ burst found.
- 3 Find the tLZBeginPoint(DQS) of the said burst.
- 4 Find the first rising edge on DQS of the found burst.
- 5 tRPRE is the time interval between the found rising DQS edge's crossing to the tLZBeginPoint(DQS).
- 6 Report tRPRE.

# tRPST, Read Postamble - Test

The purpose of this test is to verify that the time when the DQS is no longer driving (from HIGH/LOW state to high-impedance) to the last DQS signal crossing (last bit of the data burst) for the Read cycle is within the conformance limit as specified in the JEDEC specification.

#### Signals of Interest

Mode Supported: DDR2, LPDDR2

Signal cycle of interest: READ

Signal(s) of Interest:


• Data Strobe Signal (supported by Data Signal)

- Chip Select Signal (this signal is used to separate DQ signals from different rank of memory)
- Signals required to perform the test on the oscilloscope:
- Data Signal, DQ
- Data Strobe Signal, DQS
- Chip Select Signal, CS (optional)

Table 161 Timing Parameters by Speed Grade (DDR2-400 and DDR2-533) & (DDR2-667 and DDR2-800)

Parameter	Symbol	DDR2-400		DDR2-533			Specific
		Min Max M		Min	Max		Notes
READ Postamble	tRPST	0.4	0.6	0.4	0.6	tCK	19

Parameter	Symbol	DDR2-667		DDR2-800			Specific
		Min Max M		Min	Max		Notes
READ Postamble	tRPST	0.4	0.6	0.4	0.6	tCK(avg)	19, 42



DQ Figure 84 — Data output (read) timing

Figure 97 — Method for calculating transitions and endpoints JEDEC Standard No. 79-2E

tHZ,tRPST end point = 2 x T1 - T2 tLZ, tRPRE begin point =  $2 \times T1 - T2$ 

**Table 162** Timing Parameters by Speed Grade (DDR2-1066)

Parameter	Symbol	DDR2-1066	j		Specific
		Min Max			Notes
READ Postamble	tRPST	0.4	0.6	tCK(avg)	16,37

Figure 24 — Data output (read) timing

Standard No. 208




Figure 76 — Data output (read) timing

Standard No. 208






Figure 85 — Method for calculating transitions and endpoints

Standard No. 208



tHZ,tRPST end point =  $2 \times T1 - T2$ 



tLZ,tRPRE begin point = 2 x T1 - T2

Table 163 LPDDR2 AC Timing Table

Parameter	Symbol	min	min					LP	DDR2					Unit
		max	t <sub>CK</sub>	1066	933	800	667	533	466 <sup>*5</sup>	400	333	266* <sup>5</sup>	200* <sup>5</sup>	
Read Parameters*14													•	
Read postamble *15,*17	tRPST	min			t <sub>CL</sub> (abs) - 0.05									




Figure 23 — Data output (read) timing (t<sub>DQSCKmax</sub>)

JEDEC Standard No. 209-2B




Figure 24 — Data output (read) timing ( $t_{DQSCKmin}$ )

#### **Test References**

See Table 41 - Timing Parameters by Speed Grade (DDR2-400 and DDR2-533) and Table 42 - Timing Parameters by Speed Grade (DDR2-667 and DDR2-800), in the JEDEC Standard JESD79-2E.

Also see Table 41 - Timing Parameters by Speed Grade (DDR2-1066) in the JESD208.

Also see Table 103 - LPDDR2 AC Timing Table in the JESD209-2B.

#### **PASS Condition**

The measured tRPST shall be within the specification limit.

- 1 Acquire and split read and write burst of the acquired signal.
- 2 Take the first valid READ burst found.
- 3 Find the tHZEndPoint(DQS) of the said burst.
- 4 Find the last falling edge on DQS prior to the tHZEndPoint(DQS).
- 5 tRPST is the time interval between the found falling DQS edge's crossing to the tHZEndPoint(DQS).
- 6 Report tRPST.

# tHZ(DQ) Test (Low Power), DQ Out HIGH Impedance Time From Clock - Test

The purpose of this test is to verify that the time when the DQ is no longer driving (from HIGH state OR LOW state to the high impedance stage), to the reference clock signal crossing, is within the conformance limits as specified in the JEDEC specification.

#### **Signals of Interest**

Mode Supported: LPDDR2, for DDR2, refer to the tHZ(DQ) Test

Signal cycle of interest: READ

Signal(s) of Interest:

- Data Signal (supported by Data Strobe Signal)
- Clock Signal (CK as Reference Signal)

- Chip Select Signal (this signal is used to separate DQS signals from different rank of memory)
- Signals required to perform the test on the oscilloscope:
- Data Signal, DQ
- Data Strobe Signal, DQS
- Clock Signal, CK
- Chip Select Signal, CS (optional)

Table 164 LPDDR2 AC Timing Table

Parameter	Symbol	min	min					LP	DDR2					Unit
		max	t <sub>CK</sub>	1066	933	800	667	533	466 <sup>*5</sup>	400	333	266* <sup>5</sup>	200* <sup>5</sup>	
Read Parameters*14														
DQ high-Z from clock*15	tHZ(DQ)	max			t <sub>DQSCK</sub> (max) + (1.4 * t <sub>DQSQ</sub> (max))									




Figure 23 — Data output (read) timing (t<sub>DQSCKmax</sub>)

JEDEC Standard No. 209-2B




Figure 24 — Data output (read) timing ( $t_{DQSCKmin}$ )

#### **Test References**

See Table 103 - LPDDR2 AC Timing Table in the JESD209-2B.

#### **PASS Condition**

The measured tHZ(DQ) should be within the specification limit.

- 1 Acquire and split read and write burst of the acquired signal.
- 2 Take the first valid READ burst found.
- 3 Find Data tHZEndPoint of the said burst.
- 4 Find RL Clock edge (tDQSCK clock edge reference).
  - a Find all DQS rising middle crossing points in the burst.
  - **b** Find the first DQS rising edge by searching for the earliest rising crossing point in all of the found DQS middle crossing points.
  - c Find the closest Clock-DQS (the Clock middle crossing point that is closest to the first DQS rising edge).
  - d Find the RL Clock edge (tDQSCK clock edge reference) which is the Clock middle crossing point immediately before the closest Clock-DQS to tDQSCK Delay (cycle). By default, tDQSCK Delay is one cycle. For example, if tDQSCK Delay = 1 then the tDQSCK Clock point is the Clock middle crossing point that is prior to the closest Clock-DQS. If tDQSCK Delay = 3 then the tDQSCK Clock point is the Clock middle crossing point three clock cycles before the closest Clock-DQS. tDQSCK Delay is configurable in the configuration page.
- 5 Define BL (bit length) to be the number of DQS middle crossing points.
- 6 Find "RL+BL/2" Clock edge (Clock rising middle crossing point that is BL/2 cycles after the RL Clock edge.
- 7 Compare the Data tHZ end point to the "RL+BL/2" Clock edge as the test result. Mathematically, the test result = Data tHZ end point -"RL+BL/2" Clock edge point.
- 8 Display the test result by going to the measurement location on the waveform and locate the marker to Data tHZ end point and Clock middle cross point of the test result.
- **9** Compare the test result against the compliance test limit.

NOTE

Some designs do not have tri-state at V<sub>RFF</sub> (for example, 0.9V). This test is not guaranteed when this scenario happens, as there is no significant point of where the driver has been turned-off.

# tHZ(DQS) Test (Low Power), DQS Out HIGH Impedance Time From Clock -**Test**

The purpose of this test is to verify that the time when the DQS is no longer driving (from LOW state to the high impedance stage), to the reference clock signal crossing, is within the conformance limits as specified in the JEDEC specification.

# **Signals of Interest**

Mode Supported: LPDDR2 only

Signal cycle of interest: **READ** 

Signal(s) of Interest:

- Data Strobe Signal (supported by Data Signal)
- Clock Signal (CK as Reference Signal)

- Chip Select Signal (this signal is used to separate DQS signals from different rank of memory)
- Signals required to perform the test on the oscilloscope:
- Data Signal, DQ
- Data Strobe Signal, DQS
- Clock Signal, CK
- Chip Select Signal, CS (optional)

Table 165 LPDDR2 AC Timing Table

Parameter	Symbol	min	min					LP	DDR2					Unit
		max	t <sub>CK</sub>	1066	933	800	667	533	466 <sup>*5</sup>	400	333	266* <sup>5</sup>	200* <sup>5</sup>	
Read Parameters*14														
DQS high-Z from clock*15	tHZ(DQS)	max			t <sub>DQSCK</sub> (max) - 100									




Figure 23 — Data output (read) timing (t<sub>DQSCKmax</sub>)

JEDEC Standard No. 209-2B




Figure 24 — Data output (read) timing (t<sub>DQSCKmin</sub>)

#### **Test References**

See Table 103 - LPDDR2 AC Timing Table in the JESD209-2B.

#### **PASS Condition**

The measured tHZ(DQS) should be within the specification limit.

- 1 Acquire and split read and write burst of the acquired signal.
- 2 Take the first valid READ burst found.
- 3 Find the Strobe tHZEndPoint of this burst.
- 4 Find RL Clock edge (tDQSCK clock edge reference).
  - a Find all DQS rising middle crossing points in the burst.
  - **b** Find the first DQS rising edge by searching for the earliest rising crossing point in all of the found DQS middle crossing points.
  - c Find the closest Clock-DQS (the Clock middle crossing point that is closest to the first DQS rising edge).
  - d Find the RL Clock edge (tDQSCK clock edge reference) which is the Clock middle crossing point immediately before the closest Clock-DQS to tDQSCK Delay (cycle). By default, tDQSCK Delay is one cycle. For example, if tDQSCK Delay = 1 then the tDQSCK Clock point is the Clock middle crossing point that is prior to the closest Clock-DQS. If tDQSCK Delay = 3 then the tDQSCK Clock point is the Clock middle crossing point three clock cycles before the closest Clock-DQS. tDQSCK Delay is configurable in the configuration page.
- 5 Define BL (bit length) to be the number of DQS middle crossing points.
- 6 Find "RL+BL/2" Clock edge (Clock rising middle crossing point that is BL/2 cycles after the RL Clock edge).
- 7 Compare the Strobe tHZ end point to the "RL+BL/2" Clock edge as the test result. Mathematically, the test result = Strobe tHZ end point -"RL+BL/2" Clock edge point.
- 8 Display the test result by going to the measurement location on the waveform and locate the marker to Strobe tHZ end point and Clock middle cross point of the test result.
- **9** Compare the test result against the compliance test limit.

# tLZ(DQS) Test (Low Power), DQS Low-Impedance Time from Clock - Test

The purpose of this test is to verify that the time when the DQS starts driving (\*from tri-state to LOW state) to the reference clock signal crossing, is within the conformance limit as specified in the JEDEC specification.

#### Signals of Interest

Mode Supported: LPDDR2, for DDR2, refer to tLZ(DQS) Test

Signal cycle of interest: READ

Signal(s) of Interest:

- Data Strobe Signal (supported by Data Signal)
- Clock Signal (CK as Reference Signal)

- Chip Select Signal (this signal is used to separate DQS signals from different rank of memory)
- Signals required to perform the test on the oscilloscope:
- Data Signal, DQ
- Data Strobe Signal, DQS
- Clock Signal, CK
- Chip Select Signal, CS (optional)

Table 166 LPDDR2 AC Timing Table

Parameter	Symbol	min	min					LP	DDR2					Unit
		max	t <sub>CK</sub>	1066	933	800	667	533	466 <sup>*5</sup>	400	333	266* <sup>5</sup>	200* <sup>5</sup>	
Read Parameters*14														
DQS low-Z from clock <sup>*15</sup>	tLZ(DQS)	min			t <sub>DQSCK</sub> (min) - 300									ps




Figure 23 — Data output (read) timing (t<sub>DQSCKmax</sub>)

JEDEC Standard No. 209-2B




Figure 24 — Data output (read) timing ( $t_{DQSCKmin}$ )

#### **Test References**

See Table 103 - LPDDR2 AC Timing Table in the JESD209-2B.

#### **PASS Condition**

The measured tLZ(DQS) should be within the specification limit.

- 1 Acquire and split read and write burst of the acquired signal.
- 2 Take the first valid READ burst found.
- **3** Find the Strobe tLZBeginPoint of this burst.
- 4 Find RL Clock edge (tDQSCK clock edge reference).
  - a Find all DQS rising middle crossing points in the burst.
  - **b** Find the first DQS rising edge by searching for the earliest rising crossing point in all of the found DQS middle crossing points.
  - c Find the closest Clock-DQS (the Clock middle crossing point that is closest to the first DQS rising edge).
  - d Find the RL Clock edge (tDQSCK clock edge reference) which is the Clock middle crossing point immediately before the closest Clock-DQS to tDQSCK Delay (cycle). By default, tDQSCK Delay is one cycle. For example, if tDQSCK Delay = 1 then the tDQSCK Clock point is the Clock middle crossing point that is prior to the closest Clock-DQS. If tDQSCK Delay = 3 then the tDQSCK Clock point is the Clock middle crossing point three clock cycles before the closest Clock-DQS. tDQSCK Delay is configurable in the configuration page.
- 5 Find "RL-1" Clock edge (previous Clock rising middle crossing point of RL Clock edge).
- 6 Compare the Strobe tLZ begin point to the "RL-1" Clock edge as the test result. Mathematically, the test result = Strobe tLZ begin point -"RL-1" Clock edge point.
- 7 Display the test result by going to the measurement location on the waveform and locate the marker to Strobe tLZ begin point and Clock middle cross point of the test result.
- **8** Compare the test result against the compliance test limit.

# tLZ(DQ) Test (Low Power), DQ Low-Impedance Time from Clock - Test

The purpose of this test is to verify that the time when the DQ starts driving (from high impedance state to HIGH/LOW state), to the reference clock signal crossing, is within the conformance limit as specified in the JEDEC specification.

#### Signals of Interest

Mode Supported: LPDDR2, for DDR2, refer to the tLZ(DQ) Test

Signal cycle of interest: READ

Signal(s) of Interest:

- Data Signal (supported by Data Strobe Signal)
- Clock Signal (CK as Reference Signal)

- Chip Select Signal (this signal is used to separate DQ signals from different rank of memory)
- Signals required to perform the test on the oscilloscope:
- Data Signal, DQ
- Data Strobe Signal, DQS
- Clock Signal, CK
- Chip Select Signal, CS (optional)

Table 167 LPDDR2 AC Timing Table

Parameter	Symbol	min	min					LP	DDR2					Unit
		max	t <sub>CK</sub>	1066	933	800	667	533	466 <sup>*5</sup>	400	333	266* <sup>5</sup>	200* <sup>5</sup>	
Read Parameters*14														
DQ low-Z from clock <sup>*15</sup>	tLZ(DQ)	min			t <sub>DQSCK(min)</sub> - (1.4 * t <sub>QHS(max)</sub> )									




Figure 23 — Data output (read) timing  $(t_{DQSCKmax})$ 

JEDEC Standard No. 209-2B




Figure 24 — Data output (read) timing (t<sub>DQSCKmin</sub>)

#### **Test References**

See Table 103 - LPDDR2 AC Timing Table in the  $\it JEDEC$   $\it Standard$ JESD209-2B.

#### **PASS Condition**

The measured tLZ(DQ) should be within the specification limit.

- 1 Acquire and split read and write burst of the acquired signal.
- 2 Take the first valid READ burst found.
- 3 Find the Data tLZBeginPoint of this burst.
- 4 Find RL Clock edge (tDQSCK clock edge reference).
  - a Find all DQS rising middle crossing points in the burst.
  - b Find the first DQS rising edge by searching for the earliest rising crossing point in all of the found DQS middle crossing points.
  - c Find the closest Clock-DQS (the Clock middle crossing point that is closest to the first DQS rising edge).
  - d Find the RL Clock edge (tDQSCK clock edge reference) which is the Clock middle crossing point immediately before the closest Clock-DQS to tDQSCK Delay (cycle). By default, tDQSCK Delay is one cycle. For example, if tDQSCK Delay = 1 then the tDQSCK Clock point is the Clock middle crossing point that is prior to the closest Clock-DQS. If tDQSCK Delay = 3 then the tDQSCK Clock point is the Clock middle crossing point three clock cycles before the closest Clock-DQS. tDQSCK Delay is configurable in the configuration page.
- 5 Compare the Data tLZ begin point to the RL Clock edge as the test result. Mathematically, the test result = Data tLZ begin point - RL Clock edge point.
- **6** Display the test result by going to the measurement location on the waveform and locate the marker to Data tLZ begin point and Clock middle cross point of the test result.
- 7 Compare the test result against the compliance test limit.

# tQSH, DQS Output High Pulse Width - Test

The purpose of this test is to verify that the width of the high level of the Data Strobe signal is within the conformance limit as specified in the JEDEC specification.

#### Signals of Interest

Mode Supported: LPDDR2 only

Signal cycle of interest: **READ** 

Signal(s) of Interest:

• Data Strobe Signal (supported by Data Signal)

- Chip Select Signal (this signal is used to separate DQS signals from different rank of memory)
- Signals required to perform the test on the oscilloscope:
- Data Signal, DQ
- Data Strobe Signal, DQS
- Chip Select Signal, CS (optional)

Table 168 LPDDR2 AC Timing Table

Parameter	Symbol	min	min					LP	DDR2					Unit
		max	t <sub>CK</sub>	1066	933	800	667	533	466 <sup>*5</sup>	400	333	266* <sup>5</sup>	200* <sup>5</sup>	
Read Parameters* <sup>14</sup>														
DQS output high pulse width	tQSH	min			t <sub>CH</sub> (abs) - 0.05									




Figure 23 — Data output (read) timing  $(t_{DQSCKmax})$ 

JEDEC Standard No. 209-2B




Figure 24 — Data output (read) timing (t<sub>DQSCKmin</sub>)

#### **Test References**

See Table 103 - LPDDR2 AC Timing Table in the  $\it JEDEC$   $\it Standard$   $\it JESD209-2B$  .

#### **PASS Condition**

The worst measured tQSH should be within the specification limit.

- 1 Acquire and split read and write burst of the acquired signal.
- 2 Take the first valid READ burst found.
- 3 Find all valid rising and falling DQS crossing in this burst.
- 4 tQSH is the time interval starting from a rising edge of the DQS and ending at the following falling edge.
- **5** Collect all tQSH.
- 6 Determine the worst result from the measured tQSH.

# tQSL, DQS Output Low Pulse Width - Test

The purpose of this test is to verify that the width of the low level of the Data Strobe signal is within the conformance limit as specified in the JEDEC specification.

#### **Signals of Interest**

Mode Supported: LPDDR2 only

Signal cycle of interest: READ

Signal(s) of Interest:

• Data Strobe Signal (supported by Data Signal)

- Chip Select Signal (this signal is used to separate DQS signals from different rank of memory)
- Signals required to perform the test on the oscilloscope:
- Data Signal, DQ
- Data Strobe Signal, DQS
- Chip Select Signal, CS (optional)

#### Table 169 LPDDR2 AC Timing Table

Parameter	Symbol	min	min					LP	DDR2					Unit
		max	t <sub>CK</sub>	1066	933	800	667	533	466 <sup>*5</sup>	400	333	266* <sup>5</sup>	200* <sup>5</sup>	
Read Parameters*14														
DQS output low pulse width	ut low tQSL min t <sub>CL</sub> (abs) - 0.05											t <sub>CK</sub> (avg)		




Figure 23 — Data output (read) timing  $(t_{DQSCKmax})$ 

JEDEC Standard No. 209-2B




Figure 24 — Data output (read) timing (t<sub>DQSCKmin</sub>)

#### **Test References**

See Table 103 - LPDDR2 AC Timing Table in the JEDEC Standard JESD209-2B.

#### **PASS Condition**

The worst measured tQSL should be within the specification limit.

- 1 Acquire and split read and write burst of the acquired signal.
- 2 Take the first valid READ burst found.
- 3 Find all valid rising and falling DQS crossing in this burst.
- 4 tQSL is the time interval starting from a falling edge of the DQS and ending at the following rising edge.
- **5** Collect all tQSL.
- 6 Determine the worst result from the measured tQSL.

# tDQSS Test (Low Power), DQS Latching Transition to Associated Clock Edge - Test

The purpose of this test is to verify that the time interval from the data strobe output (first DQS rising edge) access time to the reference clock which is before the associated clock (crossing point) is within the conformance limit as specified in the JEDEC specification.

# **Signals of Interest**

Mode Supported: LPDDR2, for DDR2, refer to the tDQSS Test

Signal cycle of interest: WRITE


Signal(s) of Interest:

- Data Strobe Signal (supported by Data Signal)
- · Clock Signal

- Chip Select Signal (this signal is used to separate DQ signals from different rank of memory.)
- Signals required to perform the test on the oscilloscope:
- Data Signal, DQ
- Data Strobe Signal, DQS
- Clock Signal, CK
- Chip Select Signal, CS (optional)

Table 170 LPDDR2 AC Timing Table

Parameter	Symbol	min	min	LPDDR2										Unit
		max	t <sub>CK</sub>	1066	933	800	667	533	466 <sup>*5</sup>	400	333	266* <sup>5</sup>	200* <sup>5</sup>	]
		•		•	W	/rite Pa	ramete	rs* <sup>14</sup>	•		•	•	1	•
Write	tDQSS	min			0.75								t <sub>CK</sub> (avg)	
to first DQS latching transition	ning max 1.25													



#### **Test References**

See Table 103 - LPDDR2 AC Timing Table in the JESD209-2B.

#### **PASS Condition**

The measured tDQSS should be within specification limit.

- 1 Acquire and split read and write burst of the acquired signal.
- 2 Take the first valid WRITE burst found.
- 3 Find all valid rising DQS middle crossings in this burst.

- 4 Find the first DQS rising edge by searching for the earliest rising crossing point in all of the found DQS middle crossing points. Take the found point (first DQS rising edge) as the tDQSS strobe point.
- 5 Find the closest Clock-DQS (the Clock middle crossing point that is closest to the first DQS rising edge).
- 6 Find the tDQSS Clock point which is the rising clock middle crossing point one cycle before the closest Clock-DQS.
- 7 Compare the tDQSS strobe point to the tDQSS clock point as the test result. Mathematically, the test result = tDQSS strobe point - tDQSSclock point.
- 8 Display the test result by going to the measurement location on the waveform and locate the marker to tDQSS strobe point and tDQSS clock point.
- **9** Compare the test result against the compliance test limit.

# tDVAC (Strobe), Time Above $V_{IHdiff(AC)}$ /below $V_{ILdiff(AC)}$ - Test

The purpose of this test is to verify that the time the strobe signal is above V<sub>IHdiff</sub>(AC) and below V<sub>ILdiff</sub>(AC) is within the conformance limits as specified in the JEDEC specification.

#### **Signals of Interest**

Mode Supported: LPDDR2 only

Signal cycle of interest: WRITE

Signal(s) of Interest:

• Data Strobe Signal (supported by Data Signal)

- Chip Select Signal (this signal is used to separate DQS signals from different rank of memory.)
- Signals required to perform the test on the oscilloscope:
- Data Signal, DQ
- Data Strobe Signal, DQS
- Chip Select Signal, CK (\*optional)

Table 171 Allowed time before ringback (tDVAC) for CK\_t-CK\_s and DQS\_t-DQS\_c

Slew Rate	tDVAC [ps] @  V <sub>IH/Ldiff(AC)</sub>   = 440 mV	tDVAC [ps] @   <sub>VIH/Ldiff(AC)</sub>   = 600 mV			
	min	min			
> 4.0	175	75			
4.0	170	57			
3.0	167	50			
2.0	163	38			
1.8	162	34			
1.6	161	29			
1.4	159	22			
1.2	155	13			
1.0	150	0			
< 1.0	150	0			




Figure 108 — Definition of differential ac-swing and "time above ac-level"  $t_{\text{DVAC}}$ 


#### **Test References**

See Table 78 - Allowed Time Before Ringback (tDVAC) for CK\_t-CK\_s and DQS\_t-DQS\_c in the JESD209-2B.

#### **PASS Condition**

The worst measured tDVAC(Strobe) should be within the specification limit.

- 1 Acquire and split the read and write bursts in the acquired signal.
- 2 Take the first valid WRITE burst found.
- 3 Find all of the rising/falling DQS crossings at the V<sub>IHdiff</sub>(AC) and V<sub>ILdiff</sub>(AC) levels in this burst.
- 4 tDVAC(Strobe) is the time interval starting from a DQS rising  $V_{IHdiff}(AC)$ crossing point and ending at the following DQS falling V<sub>IHdiff</sub>(AC) crossing point.
- 5 tDVAC(Strobe) is also the time interval starting from a DQS falling  $V_{ILdiff}(AC)$  crossing point and ending at the following DQS rising V<sub>ILdiff</sub>(AC) crossing point.
- **6** Collect all tDVAC(Strobe) results.
- 7 Determine the worst result from the set of tDVAC(Strobe) measured.
- 8 Report the worst result from the set of tDVAC(Strobe) measured. No compliance limit checking is performed for this test. You need to manually check the test status (pass/fail) of this test based on the worst tDVAC(Strobe) and the slew rate reported.



# 16 Data Timing Tests

```
Probing for Data Timing Tests 358
tDS(base), Differential DQ and DM Input Setup Time - Test 361
tDH(base), Differential DQ and DM Input Hold Time - Test 366
tDS(derate), Differential DQ and DM Input Setup Time with Derating
     Support - Test 371
tDH(derate), Differential DQ and DM Input Hold Time with Derating
     Support - Test 384
tDS1(base), Single-Ended DQ and DM Input Setup Time - Test 397
tDH1(base), Single-Ended DQ and DM Input Hold Time - Test 399
tDS1(derate), Single-Ended DQ and DM Input Setup Time with Derating
     Support - Test 401
tDH1(derate), Single-Ended DQ and DM Input Hold Time with Derating
     Support - Test 406
tVAC (Data), Time Above VIH(AC)/below VIL(AC) - Test 411
tDIPW, DQ and DM Input Pulse Width - Test 414
tQHP, Data Half Period - Test 416
tDS, DQ and DM Input Setup Time (Differential - Vref based) Test 418
tDH, DQ and DM Input Hold Time (Differential - Vref based) Test 420
```

This section provides the Methods of Implementation (MOIs) for Data Mask Timing tests using an Agilent Infiniium oscilloscope, recommended InfiniiMax 116xA or 113xA probe amplifiers, differential solder-in probe head and the DDR2(+LP) Compliance Test Application.

NOTE

Both XYZ# and  $\overline{XYZ}$  are referring to compliment. Thus, CK# is the same as  $\overline{CK}$ .

# **Probing for Data Timing Tests**

When performing the Data Timing tests, the DDR2(+LP) Compliance Test Application will prompt you to make the proper connections. The connection for Data Timing tests may look similar to the following diagrams. Refer to the Connection tab in DDR2(+LP) Electrical Performance Compliance Test application for the exact number of probe connections. Typically, you need minimum three probe connections to run the tests.




Figure 28 Probing for Data Timing Tests with Three Probes

You can use any of the oscilloscope channels as Pin Under Test (PUT) source channel. You can identify the channels used for each signal in the Configuration tab of the DDR2(+LP) Compliance Test Application. (The channels shown in Figure 28 are just examples).

For more information on the probe amplifiers and differential probe heads, see Chapter 20, "InfiniiMax Probing," starting on page 503.

#### **Test Procedure**

- 1 Start the automated test application as described in "Starting the DDR2(+LP) Compliance Test Application" on page 43.
- **2** Ensure that the RAM reliability test software is running on the computer system where the DDR2/LPDDR2 Device Under Test (DUT) is

- attached. This software will perform test on all the unused RAM on the system by producing repetitive burst of read-write data signals to the DDR2/LPDDR2 memory.
- 3 Connect the differential solder-in probe head to the PUTs on the DDR2/LPDDR2 devices.
- **4** Connect the oscilloscope probes to any channels of the oscilloscope.
- 5 In the DDR2(+LP) Test application, click the Set Up tab.
- **6** Select the Speed Grade options. For Data Timing Tests that support DDR2, you can select any speed grade within the selection: DDR2-400, DDR2-533, DDR2-667, DDR2-800, DDR2-1066. To select a LPDDR2 Speed Grade option (for tests that support LPDDR2), check the Low Power box.
- 7 Type in or select the Device Identifier as well as User Description from the drop-down list. Enter your comments in the Comments text box.
- 8 Click the Select Tests tab and check the tests you want to run. Check the parent node or group to check all the available tests within the group.




Figure 29 Selecting Data Timing Tests

#### **16** Data Timing Tests

**9** Follow the DDR2(+LP) Test application's task flow to set up the configuration options, run the tests and view the tests results.

# tDS(base), Differential DQ and DM Input Setup Time - Test

The purpose of this test is to verify that the time interval from the data or data mask (DQ/DM rising/falling edge) setup time to the associated DQS crossing edge is within the conformance limits as specified in the JEDEC specification.

#### Signals of Interest

Mode Supported: DDR2, LPDDR2

Signal cycle of interest: WRITE

Signal(s) of Interest:

- Data Signal (supported by Data Strobe Signal)
- Data Mask Signal

Optional signal(s):

- Chip Select Signal (this signal is used to separate DQ signals from different rank of memory)
- Signals required to perform the test on the oscilloscope:
- Data Signal, DQ or Data Mask Signal, DM
- Data Strobe Signal, DQS (this must use a differential DQS connection)
- Chip Select Signal, CS (optional)

### **Test Definition Notes from the Specification**

Table 172 Timing Parameters by Speed Grade (DDR2-400 and DDR2-533) & (DDR2-667 and DDR2-800)

Parameter	Symbol	DDR2-400		DDR2-53	3	Units	Specific	
		Min	Max	Min	Max		Notes	
DQ and DM input setup time (differential strobe)	tDS(base)	150	x	100	x	ps	6,7,8,20,28	

Parameter	Symbol	DDR2-667		DDR2-80	0	Units	Specific	
		Min	Max	Min	Max		Notes	
DQ and DM input setup time	tDS(base)	100	x	50	х	ps	6,7,8,20,28,31	




Figure 38 — Data input (write) timing

#### **Data Mask Timing**




Figure 44 — Write data mask





Figure 83 — Data Input (Write) Timing



**Table 173** Timing Parameters by Speed Grade (DDR2-1066)

Parameter	Symbol	DDR2-1066		Units Specific N	
		Min	Max		
DQ and DM input setup time	tDS(base)	0	x	ps	6,7,8,17,23,26




Figure 30 — Data input (write) timing




Figure 75 — Data Input (Write) Timing




Figure 36 — Write data mask




Figure 86 — Differential input waveform timing – tDS and tDH

Table 174 Data Setup and Hold Base-Values

Symbol		LPDDR2						Reference
	1066	933	800	667	533	466		
tDS(base)	-10	15	50	130	210	230	ps	$V_{IH/L(AC)} = V_{REF(AC)} + /- 220mV$

Symbol		LPDD	R2		Unit	Reference
	400	333	266	200		
tDS(base)	180	300	450	700	ps	$V_{IH/L(AC)} = V_{REF(AC)} + /-300 \text{mV}$

JEDEC Standard No. 209-2B




Figure 40 — Data input (write) timing

#### **Test References**

See Table 41 - Timing Parameters by Speed Grade (DDR2-400 and DDR2-533) and Table 42 - Timing Parameters by Speed Grade (DDR2-667 and DDR2-800) in the JEDEC Standard JESD79-2E.

Also see Table 41 - Timing Parameters by Speed Grade (DDR2-1066) in the JESD208.

Also see Table 108 - Data Setup and Hold Base-Values in the JESD209-2B.

#### **PASS Condition**

The worst measured tDS shall be within the specification limit.

#### **Measurement Algorithm**

- 1 Acquire and split read and write burst of the acquired signal.
- 2 Take the first valid WRITE burst found.
- $3\,$  Find all valid rising DQ crossings that cross  $V_{IH(AC)}$  in the burst.
- 4 Find all valid falling DQ crossings that cross  $V_{\rm IL(AC)}$  in the same burst.

- 5 For all DQ crossings found, locate all next DQS crossings that cross 0V.
- 6 tDS is defined as the time between the DQ crossing and the DQS crossing.
- 7 Collect all tDS.
- 8 Find the worst tDS among the measured values and report the value as the test result.
- 9 Measure the nominal slew rate on the DQ and DQS edges where the worst tDS was found.
  - **a** For DQ Falling, Slew Rate = ( $V_{REF}$   $V_{IL(AC)}$ ) / tF
  - **b** For DQ Rising, Slew Rate =  $(V_{IH(AC)} V_{REF}) / tR$ tF and tR are the transition time respectively.
  - c For DQS Rising, Slew Rate =  $(V_{HITHRES} 0V) / tR$
  - d For DQS Falling, Slew Rate = (0V  $V_{LOTHRES}$ ) / tF tF and tR are the transition time respectively.
- **10** Report the nominal slew rate for DQ and DQS.
- 11 Measure the tangent slew rate on the DQ and DQS edges where the worst tDS was found. The measurement is similar to nominal slew rate, except the transition time is broken into ten parts and the slew rate is measured from a pivot point (V<sub>REF</sub> or 0V) to each of the ten points. Tangent slew rate is the maximum slew rates measured.
- **12** Report tangent slew rate for DQ and DQS.

# tDH(base), Differential DQ and DM Input Hold Time - Test

The purpose of this test is to verify that the time interval from the data or data mask (DQ/DM rising/falling edge) hold time to the associated DQS crossing edge is within the conformance limits as specified in the JEDEC specification.

#### Signals of Interest

Mode Supported: DDR2, LPDDR2

Signal cycle of interest: WRITE

Signal(s) of Interest:

- Data Signal (supported by Data Strobe Signal)
- Data Mask Signal

Optional signal(s):

- Chip Select Signal (this signal is used to separate DQ signals from different rank of memory)
- Signals required to perform the test on the oscilloscope:
- Data Signal, DQ or Data Mask Signal, DM
- Data Strobe Signal, DQS (this must use a differential DQS connection)
- Chip Select Signal, CS (optional)

# **Test Definition Notes from the Specification**

Table 175 Timing Parameters by Speed Grade (DDR2-400 and DDR2-533) & (DDR2-667 and DDR2-800)

Parameter	Symbol	DDR2-400		DDR2-53	3	Units	Specific	
		Min	Max	Min	Max		Notes	
DQ and DM input hold time (differential strobe)	tDH(base)	275	х	225	x	ps	6,7,8,21,28	

Parameter	Symbol	DDR2-667		DDR2-80	0	Units	Specific	
		Min	Max	Min	Max		Notes	
DQ and DM input setup time	tDH(base)	175	x	125	x	ps	6,7,8,21,28,31	




Figure 38 — Data input (write) timing

#### **Data Mask Timing**




Figure 44 — Write data mask





Figure 83 — Data Input (Write) Timing

#### **16** Data Timing Tests



**Table 176** Timing Parameters by Speed Grade (DDR2-1066)

Parameter	Symbol	DDR2-1066		Units	Specific Notes
		Min	Max		
DQ and DM input hold time	tDH(base)	75	x	ps	6,7,8,18,23,26




Figure 30 — Data input (write) timing




Figure 75 — Data Input (Write) Timing




Figure 36 — Write data mask




Figure 86 — Differential input waveform timing - tDS and tDH

Table 177 Data Setup and Hold Base-Values

Symbol		LPDDR2						Reference
	1066	933	800	667	533	466		
tDH(base)	80	105	140	220	300	320	ps	$V_{IH/L(DC)} = V_{REF(DC)} + /- 130 \text{mV}$

Symbol		LPDD	R2		Unit	Reference
	400	333	266	200		
tDH(base)	280	400	550	800	ps	$V_{IH/L(DC)} = V_{REF(DC)} + /- 200 \text{mV}$

JEDEC Standard No. 209-2B




Figure 40 — Data input (write) timing

#### **Test References**

See Table 41 - Timing Parameters by Speed Grade (DDR2-400 and DDR2-533) and Table 42 - Timing Parameters by Speed Grade (DDR2-667 and DDR2-800) in the JEDEC Standard JESD79-2E.

Also see Table 41 - Timing Parameters by Speed Grade (DDR2-1066) in the JESD208.

Also see Table 108 - Data Setup and Hold Base-Values in the JESD209-2B.

#### **PASS Condition**

The worst measured tDH shall be within the specification limit.

# **Measurement Algorithm**

- 1 Acquire and split read and write burst of the acquired signal.
- 2 Take the first valid WRITE burst found.
- 3 Find all valid rising DQ crossings that cross  $V_{\rm IL(DC)}$  in the burst.
- 4 Find all valid falling DQ crossings that cross  $V_{IH(DC)}$  in the same burst.

- 5 For all DQ crossings found, locate all prior DQS crossings that cross 0V.
- 6 tDH is defined as the time between the DQ crossing and the DQS crossing.
- 7 Collect all tDH.
- 8 Find the worst tDH among the measured values and report the value as the test result.
- 9 Measure the nominal slew rate on the DQ and DQS edges where the worst tDH was found.
  - a For DQ Falling, Slew Rate = (V\_{REF} V\_{IL(DC)}) / tF
  - **b** For DQ Rising, Slew Rate =  $(V_{IH(DC)} V_{REF}) / tR$ tF and tR are the transition time respectively.
  - c For DQS Rising, Slew Rate =  $(V_{HITHRES} 0V) / tR$
  - d For DQS Falling, Slew Rate = (0V  $V_{LOTHRES}$ ) / tF tF and tR are the transition time respectively.
- **10** Report the nominal slew rate for DQ and DQS.
- 11 Measure the tangent slew rate on the DQ and DQS edges where worst tDH was found. The measurement is similar to nominal slew rate, except the transition time is broken into ten parts and the slew rate is measured from a pivot point (V<sub>REF</sub> or 0V) to each of the ten points. Tangent slew rate is the maximum slew rates measured.
- 12 Report tangent slew rate for DQ and DQS.

# tDS(derate), Differential DQ and DM Input Setup Time with Derating **Support - Test**

The purpose of this test is to verify that the time interval from the data or data mask (DQ/DM rising/falling edge) setup time to the associated DQS crossing edge is within the conformance limits as specified in the JEDEC specification.

### **Signals of Interest**

Mode Supported: DDR2, LPDDR2

Signal cycle of interest: WRITE

Signal(s) of Interest:

- Data Signal (supported by Data Strobe Signal)
- Data Mask Signal

Optional signal(s):

- Chip Select Signal (this signal is used to separate DQ signals from different rank of memory)
- Signals required to perform the test on the oscilloscope:
- Data Signal, DQ or Data Mask Signal, DM
- Data Strobe Signal, DQS (this must use a differential DQS connection)
- Chip Select Signal, CS (optional)

## **Test Definition Notes from the Specification**

Table 178 Timing Parameters by Speed Grade (DDR2-400 and DDR2-533) & (DDR2-667 and DDR2-800)

Parameter	Symbol	DDR2-400		DDR2-53	3	Units	Specific
		Min	Max	Min	Max		Notes
DQ and DM input setup time (differential strobe)	tDS(base)	150	x	100	x	ps	6,7,8,20,28

Parameter	Symbol	DDR2-667		DDR2-80	0		Specific	
		Min	Max	Min	Max		Notes	
DQ and DM input setup time	tDS(base)	100	x	50	х	ps	6,7,8,20,28,31	

### **16** Data Timing Tests

Table 179 DDR2-400/533 tDS/tDH derating with differential data strobe

∆tDS	, $\Delta$ tDH derati	ing values for D	DR2-400, DDR					table.)	
				DQS, I	OS Differe	ntial Slew	Rate		
		4.0\	//ns	3.0\	)V/ns		2.0V/ns		/ns
		∆tDS	∆tDH	∆tDS	∆tDH	∆tDS	∆tDH	∆tDS	∆tDH
DQ Slew Rate V/ns	2.0	125	45	125	45	125	45	-	-
	1.5	83	21	83	21	83	21	95	33
	1.0	0	0	0	0	0	0	12	12
	0.9	-	-	-11	-14	-11	-14	1	-2
	0.8	-	-	-	-	-25	-31	-13	-19
	0.7	-	-	-	-	-	-	-31	-42
	0.6	-	-	-	-	-	-	-	-
	0.5	-	-	-	-	-	-	-	-
	0.4	-	-	-	-	-	-	-	-

<b>∆</b> tDS,	<b>∆</b> tDH derati	ng values fo	or DDR2-40	0, DDR2-53					entire table	9.)	
		1.6V/ns 1.4V/ns					ential Sle	1.0V	/ns	0.8V	//ns
		∆tDS	∆tDH	∆tDS	∆tDH	∆tDS	∆tDH	∆tDS	∆tDH	∆tDS	∆tDH
DQ Slew Rate V/ns	2.0	-	-	-	-	-	-	-	-	-	-
	1.5	-	-	-	-	-	-	-	-	-	-
	1.0	24	24	-	-	-	-	-	-	-	-
	0.9	13	10	25	22	-	-	-	-	-	-
	0.8	-1	-7	11	5	23	17	-	-	-	-
	0.7	-19	-30	-7	-18	5	-6	17	6	-	-
	0.6	-43	-59	-31	-47	-19	-35	-7	-23	5	-11
	0.5	-	-	-74	-89	-62	-77	-50	-65	-38	-53
	0.4	-	-	-	-	-127	-140	-115	-128	-103	-116

Table 180 DDR2-667/800 tDS/tDH derating with differential data strobe

∆tDS	, $oldsymbol{\Delta}$ tDH dera	ting values for D	DR2-667, DDR	2-800 (All un	its in 'ps'; the	note applies	to the entire	table.)		
			DQS, DQS Differential Slew Rate							
		4.0\	//ns	3.0\	//ns	2.0V	/ns	1.8V	/ns	
		∆tDS	∆tDH	∆tDS	∆tDH	∆tDS	∆tDH	∆tDS	∆tDH	
DQ Slew Rate V/ns	2.0	100	45	100	45	100	45	-	-	
	1.5	67	21	67	21	67	21	79	33	
	1.0	0	0	0	0	0	0	12	12	
	0.9	-	-	-5	-14	-5	-14	7	-2	
	0.8	-	-	-	-	-13	-31	-1	-19	
	0.7	-	-	-	-	-	-	-10	-42	
	0.6	-	-	-	-	-	-	-	-	
	0.5	-	-	-	-	-	-	-	-	
	0.4	-	-	-	-	-	-	-	-	

					DQS, D	QS Differ	ential Sle	w Rate			
		1.6V	1.6V/ns 1.4V/ns			1.2\	//ns	1.0V	//ns	0.8V/ns	
		∆tDS	$\Delta$ tDH	∆tDS	∆tDH	∆tDS	∆tDH	∆tDS	∆tDH	∆tDS	∆tDH
DQ Slew Rate V/ns	2.0	-	-	-	-	-	-	-	-	-	-
	1.5	-	-	-	-	-	-	-	-	-	-
	1.0	24	24	-	-	-	-	-	-	-	-
	0.9	19	10	31	22	-	-	-	-	-	-
	0.8	11	-7	23	5	35	17	-	-	-	-
	0.7	2	-30	14	-18	26	-6	38	6	-	-
	0.6	-10	-59	2	-47	14	-35	26	-23	38	-11
	0.5	-	-	-24	-89	-12	-77	0	-65	12	-53
	0.4	-	-	-	-	-52	-140	-40	-128	-28	-116




Figure 85 — Illustration of nominal slew rate for tDS (differential DQS, DQS)




Figure 87 — Illustration of tangent line for tDS (differential DQS, DQS)

Table 181 Timing Parameters by Speed Grade (DDR2-1066)

Parameter	Symbol	DDR2-10	DDR2-1066		Specific Notes
		Min	Max		
DQ and DM input setup time	tDS(base)	0	х	ps	6,7,8,17,23,26

### **16** Data Timing Tests

**Table 182** DDR2-1066 tDS/tDH derating with differential data strobe

1	$\Delta$ tDS, $\Delta$ tDH	derating values	for DDR2-1060	6 (All units in	'ps'; the note	applies to th	e entire table	.)	
				DQS, Ī	OQS Differe	ential Slew	Rate		
		4.0\	//ns	3.0\	//ns	2.0V	//ns	1.8V	/ns
		ΔtDS	∆tDH	∆tDS	∆tDH	∆tDS	∆tDH	∆tDS	∆tDH
DQ Slew Rate V/ns	2.0	100	45	100	45	100	45	-	-
	1.5	67	21	67	21	67	21	79	33
	1.0	0	0	0	0	0	0	12	12
	0.9	-	-	-5	-14	-5	-14	7	-2
	0.8	-	-	-	-	-13	-31	-1	-19
	0.7	-	-	-	-	-	-	-10	-42
	0.6	-	-	-	-	-	-	-	-
	0.5	-	-	-	-	-	-	-	-
l	0.4	-	-	-	-	-	-	-	-

	$\Delta$ tDS, $\Delta$ tDH	derating valu	es for DDF	R2-1066 (AI	l units in '¡	os'; the not	e applies to	the entire	table.)		
					DQS, D	QS Differ	ential Sle	w Rate			
		1.6V	/ns	1.4V	//ns	1.2V	/ns	1.0V/ns  ΔtDS ΔtDH     38 6		0.8V/ns	
		∆tDS	∆tDH	∆tDS	$\Delta$ tDH	∆tDS	<b>∆</b> tDH	∆tDS	∆tDH	∆tDS	<b>∆</b> tDH
DQ Slew Rate V/ns	2.0	-	-	-	-	-	-	-	-	-	-
	1.5	-	-	-	-	-	-	-	-	-	-
	1.0	24	24	-	-	-	-	-	-	-	-
	0.9	19	10	31	22	-	-	-	-	-	-
	0.8	11	-7	23	5	35	17	-	-	-	-
	0.7	2	-30	14	-18	26	-6	38	6	-	-
	0.6	-10	-59	2	-47	14	-35	26	-23	38	-11
	0.5	-	-	-24	-89	-12	-77	0	-65	12	-53
	0.4	-	-	-	-	-52	-140	-40	-128	-28	-116




Figure 77 — Illustration of nominal slew rate for tDS (differential DQS, DQS)




Figure 78 — Illustration of tangent line for tD\$ (differential DQ\$, DQ\$)

Table 183 Data Setup and Hold Base-Values

Symbol		LPDDR2						Reference
	1066	933	800	667	533	466		
tDS(base)	-10	15	50	130	210	230	ps	$V_{IH/L(AC)} = V_{REF(AC)} + /- 220mV$

Symbol		LPDD	R2		Unit	Reference
	400	333	266	200		
tDS(base)	180	300	450	700	ps	$V_{IH/L(AC)} = V_{REF(AC)} + /-300 \text{mV}$

Table 184 Derating Values LPDDR2 tDS/tDH - AC/DC based AC220

 $\Delta$ tDS,  $\Delta$ tDH derating in [ps] AC/DC based AC220 Threshold ->  $V_{IH(AC)} = V_{REF(DC)} + 220mV$ ,  $V_{IL(AC)} = V_{REF(DC)} - 220mV$ DC130 Threshold ->  $V_{IH(DC)} = V_{REF(DC)} + 130 \text{mV}$ ,  $V_{IL(DC)} = V_{REF(DC)} - 130 \text{mV}$ 

				DQS_t, D	QS_c Diffe	rential Slev	v Rate		
		4.0V	4.0V/ns		/ns	2.0V	/ns	1.8V	/ns
		∆tDS	∆tDH	∆tDS	∆tDH	∆tDS	∆tDH	∆tDS	∆tDH
DQ, DM Slew Rate	2.0	110	65	110	65	110	65	-	-
V/ns	1.5	74	43	73	43	73	43	89	59
	1.0	0	0	0	0	0	0	16	16
	0.9	-	-	-3	-5	-3	-5	13	11
	0.8	-	-	-	-	-8	-13	8	3
	0.7	-	-	-	-	-	-	2	-6
	0.6	-	-	-	-	-	-	-	-
	0.5	-	-	-	-	-	-	-	-
	0.4	-	-	-	-	-	-	-	-

 $\Delta$ tDS,  $\Delta$ tDH derating in [ps] AC/DC based AC220 Threshold ->  $V_{IH(AC)} = V_{REF(DC)} + 220mV$ ,  $V_{IL(AC)} = V_{REF(DC)} - 220mV$ DC130 Threshold ->  $V_{IH/DC}$  =  $V_{REE/DC}$  + 130mV,  $V_{II/DC}$  =  $V_{REE/DC}$  - 130mV

				DQS_t, [	QS_c Diffe	rential Sle	w Rate				
		1.6\	1.6V/ns		1.6V/ns		1.4V/ns		1.2V/ns		//ns
		∆tDS	∆tDH	∆tDS	∆tDH	∆tDS	∆tDH	∆tDS	∆tDH		
DQ, DM Slew Rate V/ns	2.0	-	-	-	-	-	-	-	-		
	1.5	-	-	-	-	-	-	-	-		
	1.0	32	32	-	-	-	-	-	-		
	0.9	29	27	45	43	-	-	-	-		
	0.8	24	19	40	35	56	55	-	-		
	0.7	18	10	34	26	50	46	66	78		
	0.6	10	-3	26	13	42	33	58	65		
	0.5	-	-	4	-4	20	16	36	48		
	0.4	-	-	-	-	-7	2	17	34		

NOTE 1. Empty cell contents are defined as not supported.

Table 185 Derating Values LPDDR2 tDS/tDH - AC/DC based AC300

$oldsymbol{\Delta}$ tDS, $oldsymbol{\Delta}$ tDH derating in [ps] AC/DC based
AC300 Threshold $\rightarrow V_{IH(AC)} = V_{REF(DC)} + 300 \text{mV}, V_{IL(AC)} = V_{REF(DC)} - 300 \text{mV}$
DC200 Threshold -> $V_{IH(DC)} = V_{REF(DC)} + 200 \text{mV}$ , $V_{IL(DC)} = V_{REF(DC)} - 200 \text{mV}$

				DQS_t, [	OS_c Diffe	erential Sle	w Rate		
		4.0\	//ns	3.0\	3.0V/ns		2.0V/ns		//ns
		∆tDS	∆tDH	∆tDS	∆tDH	∆tDS	∆tDH	∆tDS	∆tDH
DQ, DM Slew Rate	2.0	150	100	150	100	150	100	-	-
V/ns	1.5	100	67	100	67	100	67	116	83
	1.0	0	0	0	0	0	0	16	16
	0.9	-	-	-4	-8	-4	-8	12	8
	0.8	-	-	-	-	-12	-20	4	-4
	0.7	-	-	-	-	-	-	-3	-18
	0.6	-	-	-	-	-	-	-	-
	0.5	-	-	-	-	-	-	-	-
	0.4	-	-	-	-	-	-	-	-

NOTE 1. Empty cell contents are defined as not supported.

$\Delta$ tDS, $\Delta$ tDH derating in [ps] AC/DC based
AC300 Threshold -> $V_{IH(AC)} = V_{REF(DC)} + 300 \text{mV}$ , $V_{IL(AC)} = V_{REF(DC)} - 300 \text{mV}$
DC200 Threshold -> $V_{IH(DC)} = V_{REF(DC)} + 200 \text{mV}$ , $V_{II,(DC)} = V_{REF(DC)} - 200 \text{mV}$

				DQS_t, [	QS_c Diffe	erential Sle	w Rate		
		1.6\	//ns	1.4\	//ns	1.20	//ns	1.0V/ns	
		∆tDS	∆tDH	∆tDS	∆tDH	∆tDS	∆tDH	∆tDS	<b>∆</b> tDH
DQ, DM Slew Rate	2.0	-	-	-	-	-	-	-	-
V/ns	1.5	-	-	-	-	-	-	-	-
	1.0	32	32	-	-	-	-	-	-
	0.9	28	24	44	40	-	-	-	-
	0.8	20	12	36	28	52	48	-	-
	0.7	13	-2	29	14	45	34	61	66
	0.6	2	-21	18	-5	34	15	50	47
	0.5	-	-	-12	-32	4	-12	20	20
	0.4	-	-	-	-	-35	-40	-11	-8





Figure 124 — Illustration of nominal slew rate and  $t_{\mbox{\scriptsize VAC}}$  for setup time  $t_{\mbox{\scriptsize DS}}$ for DQ with respect to strobe



for DQ with respect to strobe

#### **Test References**

See Table 41 - Timing Parameters by Speed Grade (DDR2-400 and DDR2-533) and Table 42 - Timing Parameters by Speed Grade (DDR2-667 and DDR2-800) in the JEDEC Standard JESD79-2E.

See Table 43 - DDR2-400/533 tDS/tDH Derating with Differential Data Strobe and Table 44 - DDR2-667/800 tDS/tDH Derating with Differential Data Strobe in the JEDEC Standard JESD79-2E.

Also see Table 41 - Timing Parameters by Speed Grade (DDR2-1066) and Table 42 - DDR2-1066 tDS/tDH Derating with Differential Data Strobe in the JESD208.

Also see Table 108 - Data Setup and Hold Base-Values, Table 109 -Derating Values LPDDR2 tDS/tDH - AC/DC Based AC220 and Table 110 -Derating Values LPDDR2 tDS/tDH - AC/DC Based AC300 in the JESD209-2B.

#### **PASS Condition**

The worst measured tDS shall be within the specification limit.

#### **Measurement Algorithm**

- 1 Acquire and split read and write burst of the acquired signal.
- 2 Take the first valid WRITE burst found.
- 3 Find all valid rising DQ crossings that cross  $V_{IH(AC)}$  in the burst.
- 4 Find all valid falling DQ crossings that cross  $V_{\rm IL(AC)}$  in the same burst.
- 5 For all DQ crossings found, locate all next DQS crossings that cross 0V.
- 6 tDS is defined as the time between the DQ crossing and the DQS crossing.
- 7 Collect all tDS.
- 8 Find the worst tDS among the measured values and report the value as the test result.
- **9** Measure the mean slew rate for all the DQ and DQS edges.
- 10 Use the mean slew rate for DQ and DQS to determine the  $\Delta tDS$ derating value based on the derating tables.
- 11 The test limit for tDS test = tDS(base) +  $\Delta$ tDS.

# tDH(derate), Differential DQ and DM Input Hold Time with Derating Support - Test

The purpose of this test is to verify that the time interval from the data or data mask (DQ/DM rising/falling edge) hold time to the associated DQS crossing edge is within the conformance limits as specified in the JEDEC specification.

### **Signals of Interest**

Mode Supported: DDR2, LPDDR2

Signal cycle of interest: WRITE

Signal(s) of Interest:

- Data Signal (supported by Data Strobe Signal)
- Data Mask Signal

Optional signal(s):

- Chip Select Signal (this signal is used to separate DQ signals from different rank of memory)
- Signals required to perform the test on the oscilloscope:
- Data Signal, DQ or Data Mask Signal, DM
- Data Strobe Signal, DQS (this must use a differential DQS connection)
- Chip Select Signal, CS (optional)

## **Test Definition Notes from the Specification**

Table 186 Timing Parameters by Speed Grade (DDR2-400 and DDR2-533) & (DDR2-667 and DDR2-800)

Parameter	Symbol	DDR2-400		DDR2-53	3		Specific	
		Min	Max	Min	Max		Notes	
DQ and DM input hold time (differential strobe)	tDH(base)	275	х	225	x	ps	6,7,8,21,28	

Parameter	Symbol		DDR2-667		0		Specific
		Min	Max	Min	Max		Notes
DQ and DM input setup time	tDH(base)	175	x	125	х	ps	6,7,8,21,28,31

**Table 187** DDR2-400/533 tDS/tDH derating with differential data strobe

$\Delta$ tDS	, $oldsymbol{\Delta}$ tDH dera	ting values for D	DR2-400, DDR	2-533 (All un	its in 'ps'; the	note applies	to the entire	table.)				
			DQS, DQS Differential Slew Rate									
		4.0\	4.0V/ns 3.0V/ns				/ns	1.8V/ns				
		∆tDS	∆tDH	∆tDS	∆tDH	∆tDS	∆tDH	∆tDS	∆tDH			
DQ Slew Rate V/ns	2.0	125	45	125	45	125	45	-	-			
	1.5	83	21	83	21	83	21	95	33			
	1.0	0	0	0	0	0	0	12	12			
	0.9	-	-	-11	-14	-11	-14	1	-2			
	0.8	-	-	-	-	-25	-31	-13	-19			
	0.7	-	-	-	-	-	-	-31	-42			
	0.6	-	-	-	-	-	-	-	-			
	0.5	-	-	-	-	-	-	-	-			
	0.4	-	-	-	-	-	-	-	-			

<b>∆</b> tDS,	$\Delta$ tDS, $\Delta$ tDH derating values for DDR2-400, DDR2-533 (All units in 'ps'; the note applies to the entire table.)																		
			DQS, DQS Differential Slew Rate																
		1.6V	1.6V/ns 1.4V/ns 1.2V/ns 1.0V/ns 0.8V/ns										1.6V/ns 1.4V/ns		1.2V/ns		1.0V/ns		/ns
		∆tDS	<b>∆</b> tDH	∆tDS	∆tDH	∆tDS	<b>∆</b> tDH	∆tDS	∆tDH	∆tDS	∆tDH								
DQ Slew Rate V/ns	2.0	-	-	-	-	-	-	-	-	-	-								
	1.5	-	-	-	-	-	-	-	-	-	-								
	1.0	24	24	-	-	-	-	-	-	-	-								
	0.9	13	10	25	22	-	-	-	-	-	-								
	0.8	-1	-7	11	5	23	17	-	-	-	-								
	0.7	-19	-30	-7	-18	5	-6	17	6	-	-								
	0.6	-43	-59	-31	-47	-19	-35	-7	-23	5	-11								
	0.5	-	-	-74	-89	-62	-77	-50	-65	-38	-53								
	0.4	-	-	-	-	-127	-140	-115	-128	-103	-116								

### **16** Data Timing Tests

**Table 188** DDR2-667/800 tDS/tDH derating with differential data strobe

∆tDS	, $\Delta$ tDH dera	ting values for D	DR2-667, DDF					table.)	
		4.0\	4.0V/ns 3.0V/ns				//ns	1.8V/ns	
		∆tDS	∆tDH	∆tDS	∆tDH	∆tDS	∆tDH	ΔtDS	∆tDH
DQ Slew Rate V/ns	2.0	100	45	100	45	100	45	-	-
	1.5	67	21	67	21	67	21	79	33
	1.0	0	0	0	0	0	0	12	12
	0.9	-	-	-5	-14	-5	-14	7	-2
	0.8	-	-	-	-	-13	-31	-1	-19
	0.7	-	-	-	-	-	-	-10	-42
	0.6	-	-	-	-	-	-	-	-
	0.5	-	-	-	-	-	-	-	-
	0.4	-	-	-	-	-	-	-	-

		DQS, DQS Differential Slew Rate										
		1.6V/ns 1.4V/ns			1.20	//ns	1.0V/ns		0.8V/ns			
		∆tDS	∆tDH	∆tDS	∆tDH	∆tDS	∆tDH	∆tDS	<b>∆</b> tDH	∆tDS	∆tDH	
DQ Slew Rate V/ns	2.0	-	-	-	-	-	-	-	-	-	-	
	1.5	-	-	-	-	-	-	-	-	-	-	
	1.0	24	24	-	-	-	-	-	-	-	-	
	0.9	19	10	31	22	-	-	-	-	-	-	
	0.8	11	-7	23	5	35	17	-	-	-	-	
	0.7	2	-30	14	-18	26	-6	38	6	-	-	
	0.6	-10	-59	2	-47	14	-35	26	-23	38	-11	
	0.5	-	-	-24	-89	-12	-77	0	-65	12	-53	
	0.4	-	-	-	-	-52	-140	-40	-128	-28	-116	




Figure 89 — Illustration of nominal slew rate for tDH (differential DQS,  $\overline{DQS}$ )




Figure 91 — Illustration tangent line for tDH (differential DQS,  $\overline{DQS}$ )

Table 189 Timing Parameters by Speed Grade (DDR2-1066)

Parameter	Symbol	DDR2-10	66	Units	Specific Notes
		Min	Max		
DQ and DM input hold time	tDH(base)	75	x	ps	6,7,8,18,23,26

**Table 190** DDR2-1066 tDS/tDH derating with differential data strobe

4	$oldsymbol{\Delta}$ tDS, $oldsymbol{\Delta}$ tDH	derating values	for DDR2-106	6 (All units in	'ps'; the note	applies to th	e entire table	.)				
			DQS, DQS Differential Slew Rate									
		4.0\	4.0V/ns 3.0V/ns				//ns	1.8V/ns				
		∆tDS	∆tDH	∆tDS	∆tDH	∆tDS	∆tDH	∆tDS	∆tDH			
DQ Slew Rate V/ns	2.0	100	45	100	45	100	45	-	-			
	1.5	67	21	67	21	67	21	79	33			
	1.0	0	0	0	0	0	0	12	12			
	0.9	-	-	-5	-14	-5	-14	7	-2			
	0.8	-	-	-	-	-13	-31	-1	-19			
	0.7	-	-	-	-	-	-	-10	-42			
	0.6	-	-	-	-	-	-	-	-			
	0.5	-	-	-	-	-	-	-	-			
l	0.4	-	-	-	-	-	-	-	-			

Δ	$\Delta$ tDS, $\Delta$ tDH derating values for DDR2-1066 (All units in 'ps'; the note applies to the entire table.)											
			DQS, DQS Differential Slew Rate									
		1.6V	1.6V/ns 1.4V/ns 1.2V/ns 1.0V/ns 0.8V/ns									
		∆tDS	∆tDH	∆tDS	∆tDH	∆tDS	∆tDH	∆tDS	∆tDH	∆tDS	∆tDH	
DQ Slew Rate V/ns	2.0	-	-	-	-	-	-	-	-	-	-	
	1.5	-	-	-	-	-	-	-	-	-	-	
	1.0	24	24	-	-	-	-	-	-	-	-	
	0.9	19	10	31	22	-	-	-	-	-	-	
	0.8	11	-7	23	5	35	17	-	-	-	-	
	0.7	2	-30	14	-18	26	-6	38	6	-	-	
	0.6	-10	-59	2	-47	14	-35	26	-23	38	-11	
	0.5	-	-	-24	-89	-12	-77	0	-65	12	-53	
	0.4	-	-	-	-	-52	-140	-40	-128	-28	-116	




Figure 79 — Illustration of nominal slew rate for tDH (differential DQS, DQS)




Figure 80 — Illustration tangent line for tDH (differential DQS, DQS)

Table 191 Data Setup and Hold Base-Values

Symbol	LPDDR2							Reference
	1066	933	800	667	533	466		
tDH(base)	80	105	140	220	300	320	ps	$V_{IH/L(DC)} = V_{REF(DC)} + /- 130mV$

Symbol					Unit	Reference
	400	333	266	200		
tDH(base)	280	400	550	800	ps	$V_{IH/L(DC)} = V_{REF(DC)} + /- 200mV$

Table 192 Derating Values LPDDR2 tDS/tDH - AC/DC based AC220

 $\Delta$ tDS,  $\Delta$ tDH derating in [ps] AC/DC based AC220 Threshold ->  $V_{IH(AC)} = V_{REF(DC)} + 220mV$ ,  $V_{IL(AC)} = V_{REF(DC)} - 220mV$ DC130 Threshold ->  $V_{IH(DC)} = V_{REF(DC)} + 130 \text{mV}$ ,  $V_{IL(DC)} = V_{REF(DC)} - 130 \text{mV}$ DQS\_t, DQS\_c Differential Slew Rate 4.0V/ns 3.0V/ns 2.0V/ns 1.8V/ns  $\Delta$ tDS  $\Delta$ tDH  $\Delta \text{tDS}$  $\Delta tDS$  $\Delta$ tDH  $\Delta$ tDH  $\Delta$ tDS  $\Delta$ tDH DQ, DM Slew Rate 2.0 110 65 110 65 110 65 V/ns 1.5 74 43 73 43 43 89 59 73 1.0 0 0 0 0 0 0 16 16 0.9 -3 -5 -5 -3 13 11 8.0 -8 -13 8 3

-

NOTE 1. Empty cell contents are defined as not supported.

0.7

0.6

0.5 0.4

 $\Delta$ tDS,  $\Delta$ tDH derating in [ps] AC/DC based AC220 Threshold ->  $V_{IH(AC)} = V_{REF(DC)} + 220mV$ ,  $V_{IL(AC)} = V_{REF(DC)} - 220mV$  DC130 Threshold ->  $V_{IH(DC)} = V_{REF(DC)} + 130mV$ ,  $V_{IL(DC)} = V_{REF(DC)} - 130mV$ 

		DQS_t, DQS_c Differential Slew Rate								
		1.6\	//ns	1.4V/ns		1.2V/ns		1.0V/ns		
		∆tDS	∆tDH	∆tDS	∆tDH	∆tDS	∆tDH	∆tDS	∆tDH	
DQ, DM Slew Rate	2.0	-	-	-	-	-	-	-	-	
V/ns	1.5	-	-	-	-	-	-	-	-	
	1.0	32	32	-	-	-	-	-	-	
	0.9	29	27	45	43	-	-	-	-	
	0.8	24	19	40	35	56	55	-	-	
	0.7	18	10	34	26	50	46	66	78	
	0.6	10	-3	26	13	42	33	58	65	
	0.5	-	-	4	-4	20	16	36	48	
	0.4	-	-	-	-	-7	2	17	34	

2

-6

Table 193 Derating Values LPDDR2 tDS/tDH - AC/DC based AC300

 $\Delta$ tDS,  $\Delta$ tDH derating in [ps] AC/DC based AC300 Threshold ->  $V_{IH(AC)} = V_{REF(DC)} + 300 \text{mV}$ ,  $V_{IL(AC)} = V_{REF(DC)} - 300 \text{mV}$ DC200 Threshold ->  $V_{IH(DC)} = V_{REF(DC)} + 200 mV$ ,  $V_{IL(DC)} = V_{REF(DC)} - 200 mV$ 


			DQS_t, DQS_c Differential Slew Rate								
		4.0V/ns		3.0V/ns		2.0V/ns		1.8V/ns			
		∆tDS	∆tDH	∆tDS	$\Delta$ tDH	ΔtDS	∆tDH	∆tDS	∆tDH		
DQ, DM Slew Rate	2.0	150	100	150	100	150	100	-	-		
V/ns	1.5	100	67	100	67	100	67	116	83		
	1.0	0	0	0	0	0	0	16	16		
	0.9	-	-	-4	-8	-4	-8	12	8		
	0.8	-	-	-	-	-12	-20	4	-4		
	0.7	-	-	-	-	-	-	-3	-18		
	0.6	-	-	-	-	-	-	-	-		
	0.5	-	-	-	-	-	-	-	-		
	0.4	-	-	-	-	-	-	-	-		

NOTE 1. Empty cell contents are defined as not supported.

 $\Delta$ tDS,  $\Delta$ tDH derating in [ps] AC/DC based AC300 Threshold ->  $V_{IH(AC)} = V_{REF(DC)} + 300 mV$ ,  $V_{IL(AC)} = V_{REF(DC)} - 300 mV$ 

DC200 Threshold ->  $V_{IH(DC)} = V_{REF(DC)} + 200 \text{mV}$ ,  $V_{IL(DC)} = V_{REF(DC)} - 200 \text{mV}$ 

		DQS_t, DQS_c Differential Slew Rate								
		1.6V/ns		1.4V/ns		1.2V/ns		1.0V/ns		
		∆tDS	∆tDH	∆tDS	∆tDH	∆tDS	∆tDH	∆tDS	∆tDH	
DQ, DM Slew Rate	2.0	-	-	-	-	-	-	-	-	
V/ns	1.5	-	-	-	-	-	-	-	-	
	1.0	32	32	-	-	-	-	-	-	
	0.9	28	24	44	40	-	-	-	-	
	0.8	20	12	36	28	52	48	-	-	
	0.7	13	-2	29	14	45	34	61	66	
	0.6	2	-21	18	-5	34	15	50	47	
	0.5	-	-	-12	-32	4	-12	20	20	
	0.4	-	-	-	-	-35	-40	-11	-8	



 $\begin{array}{c} \text{Hold Slew Rate} \\ \text{Rising Signal} = \frac{\bigvee_{\text{REF(dc)}} - \bigvee_{\text{IL(dc)}} \text{max}}{\Delta \text{TR}} & \text{Hold Slew Rate} \\ \text{Falling Signal} & \frac{}{\Delta \text{TF}} \\ \text{Figure 125} - \text{Illustration of nominal slew rate for hold time t}_{\text{DH}} \\ \text{for DQ with respect to strobe} \end{array}$ 




Figure 127 — Illustration of tangent line for for hold time t<sub>DH</sub> for DQ with respect to strobe

#### **Test References**

See Table 41 - Timing Parameters by Speed Grade (DDR2-400 and DDR2-533) and Table 42 - Timing Parameters by Speed Grade (DDR2-667 and DDR2-800) in the JEDEC Standard JESD79-2E.

See Table 43 - DDR2-400/533 tDS/tDH Derating with Differential Data Strobe and Table 44 - DDR2-667/800 tDS/tDH Derating with Differential Data Strobe in the JEDEC Standard JESD79-2E.

Also see Table 41 - Timing Parameters by Speed Grade (DDR2-1066) and Table 42 - DDR2-1066 tDS/tDH Derating with Differential Data Strobe in the JESD208.

Also see Table 108 - Data Setup and Hold Base-Values, Table 109 -Derating Values LPDDR2 tDS/tDH - AC/DC Based AC220 and Table 110 -Derating Values LPDDR2 tDS/tDH - AC/DC Based AC300 in the JESD209-2B.

#### **PASS Condition**

The worst measured tDH shall be within the specification limit.

# **Measurement Algorithm**

- 1 Acquire and split read and write burst of the acquired signal.
- 2 Take the first valid WRITE burst found.
- 3 Find all valid rising DQ crossings that cross  $V_{\rm IL(DC)}$  in the burst.
- 4 Find all valid falling DQ crossings that cross  $V_{\rm IH(DC)}$  in the same burst.
- 5 For all DQ crossings found, locate all prior DQS crossings that cross 0V.
- 6 tDH is defined as the time between the DQ crossing and the DQS crossing.
- 7 Collect all tDH.
- 8 Find the worst tDH among the measured values and report the value as the test result.
- **9** Measure the mean slew rate for all the DQ and DQS edges.
- 10 Use the mean slew rate for DQ and DQS to determine the  $\Delta tDH$ derating value based on the derating tables.
- 11 The test limit for tDH test =  $tDH(base) + \Delta tDH$ .

# tDS1(base), Single-Ended DQ and DM Input Setup Time - Test

The purpose of this test is to verify that the time interval from the data or data mask (DQ/DM rising/falling edge) setup time to the associated DQS edge is within the conformance limits as specified in the JEDEC specification.

## Signals of Interest

Mode Supported: **DDR2 only** 

Signal cycle of interest: WRITE

Signal(s) of Interest:

- Data Signal (supported by Data Strobe Signal)
- Data Mask Signal

Optional signal(s):

- Chip Select Signal (this signal is used to separate DQ signals from different rank of memory)
- Signals required to perform the test on the oscilloscope:
- Data Signal, DQ or Data Mask Signal, DM
- Data Strobe Signal, DQS (this must use a single-ended DQS connection)
- Chip Select Signal, CS (optional)

# Test Definition Notes from the Specification

**Table 194** Timing Parameters by Speed Grade (DDR2-400 and DDR2-533)

Parameter	Symbol	DDR2-4	DDR2-400		33		Specific
		Min	Max	Min	Max		Notes
DQ and DM input setup time (single-ended strobe)	tDS1(base)	25	x	-25	x	ps	6,7,8,25

#### **Test References**

See Table 41 - Timing Parameters by Speed Grade (DDR2-400 and DDR2-533) in the JEDEC Standard JESD79-2E.

#### **PASS Condition**

The worst measured tDS1 shall be within the specification limit.

- 1 Acquire and split read and write burst of the acquired signal.
- 2 Take the first valid WRITE burst found.
- **3** Find all valid rising DQ crossings that cross V<sub>IH(AC)</sub> in the burst.
- 4 Find all valid falling DQ crossings that cross  $V_{\rm IL(AC)}$  in the same burst.
- 5 For all DQ crossings found, locate all next DQS falling crossings that cross V<sub>IH(DC)</sub> and all next DQS rising crossing that cross V<sub>IL(DC)</sub>.
- 6 tDS1 is defined as the time between the DQ crossing and the DQS crossing.
- **7** Collect all tDS1.
- 8 Find the worst tDS1 among the measured values and report the value as the test result.
- 9 Measure the nominal slew rate on the DQ and DQS edges where worst tDS1 was found.
- 10 For DQ/DQS Falling, Slew Rate =  $(V_{REF} V_{IL(AC)}) / tF$ 
  - e For DQ Rising, Slew Rate =  $(V_{IH(AC)} V_{REF}) / tR$ tF and tR are the transition time respectively.
- 11 Report the nominal slew rate for DQ and DQS.
- 12 Measure the tangent slew rate on the DQ and DQS edges where worst tDS1 was found. The measurement is similar to nominal slew rate, except the transition time is broken into ten parts and the slew rate is measured from a pivot point (V<sub>REF</sub> or 0V) to each of the ten points. Tangent slew rate is the maximum slew rates measured.
- 13 Report tangent slew rate for DQ and DQS.

# tDH1(base), Single-Ended DQ and DM Input Hold Time - Test

The purpose of this test is to verify that the time interval from the data or data mask (DQ/DM rising/falling edge) hold time to the associated DQS edge is within the conformance limits as specified in the JEDEC specification.

#### Signals of Interest

Mode Supported: **DDR2 only** 

Signal cycle of interest: WRITE

Signal(s) of Interest:

- Data Signal (supported by Data Strobe Signal)
- Data Mask Signal

Optional signal(s):

- Chip Select Signal (this signal is used to separate DQ signals from different rank of memory)
- Signals required to perform the test on the oscilloscope:
- Data Signal, DQ or Data Mask Signal, DM
- Data Strobe Signal, DQS (this must use a single-ended DQS connection)
- Chip Select Signal, CS (optional)

#### Test Definition Notes from the Specification

**Table 195** Timing Parameters by Speed Grade (DDR2-400 and DDR2-533)

Parameter	Symbol	DDR2-400		DDR2-5	33		Specific
		Min	Max	Min	Max		Notes
DQ and DM input hold time (single-ended strobe)	tDH1(base)	25	x	-25	x	ps	6,7,8,26

#### **Test References**

See Table 41 - Timing Parameters by Speed Grade (DDR2-400 and DDR2-533) in the JEDEC Standard JESD79-2E.

#### **PASS Condition**

The worst measured tDH1 shall be within the specification limit.

- 1 Acquire and split read and write burst of the acquired signal.
- 2 Take the first valid WRITE burst found.
- **3** Find all valid rising DQ crossings that cross V<sub>IL(DC)</sub> in the burst.
- 4 Find all valid falling DQ crossings that cross V<sub>IH(DC)</sub> in the same burst.
- 5 For all DQ crossings found, locate all prior DQS rising crossings that cross V<sub>IH(AC)</sub> and all prior DQS falling crossings that cross V<sub>IL(AC)</sub>.
- 6 tDH1 is defined as the time between the DQ crossing and the DQS crossing.
- **7** Collect all tDH1.
- 8 Find the worst tDH1 among the measured values and report the value as the test result.
- 9 Measure the nominal slew rate on the DQ and DQS edges where worst tDH1 was found.
  - **a** For DQ Falling, Slew Rate =  $(V_{REF} V_{IL(AC)}) / tF$
  - **b** For DQ Rising, Slew Rate =  $(V_{IH(AC)} V_{REF}) / tR$ tF and tR are the transition time respectively.
  - c For DQS Rising, Slew Rate = (V\_{HITHRES} 0V) / tR
  - **d** For DQS Falling, Slew Rate =  $(0V V_{LOTHRES}) / tF$ tF and tR are the transition time respectively.
- 10 Report the nominal slew rate for DQ and DQS.
- 11 Measure the tangent slew rate on the DQ and DQS edges where worst tDH1 was found. The measurement is similar to nominal slew rate, except the transition time is broken into ten parts and the slew rate is measured from a pivot point (V<sub>REF</sub> or 0V) to each of the ten points. Tangent slew rate is the maximum slew rates measured.
- **12** Report tangent slew rate for DQ and DQS.

# tDS1(derate), Single-Ended DQ and DM Input Setup Time with Derating **Support - Test**

The purpose of this test is to verify that the time interval from the data or data mask (DQ/DM rising/falling edge) setup time to the associated DQS edge is within the conformance limits as specified in the JEDEC specification.

# **Signals of Interest**

Mode Supported: DDR2 only

Signal cycle of interest: WRITE

Signal(s) of Interest:

- Data Signal (supported by Data Strobe Signal)
- Data Mask Signal

Optional signal(s):

- Chip Select Signal (this signal is used to separate DQ signals from different rank of memory)
- Signals required to perform the test on the oscilloscope:
- Data Signal, DQ or Data Mask Signal, DM
- Data Strobe Signal, DQS (this must use a single-ended DQS connection)
- Chip Select Signal, CS (optional)

# **Test Definition Notes from the Specification**

Table 196 Timing Parameters by Speed Grade (DDR2-400 and DDR2-533)


Parameter	Symbol	DDR2-400		DDR2-5	33		Specific	
		Min	Max	Min	Max		Notes	
DQ and DM input setup time (single-ended strobe)	tDS1(base)	25	x	-25	x	ps	6,7,8,25	

# **16** Data Timing Tests

**Table 197** DDR2-400/533 tDS1/tDH1 derating with single-ended data strobe


			DQS, Single-Ended Slew Rate										
		2.0\	2.0V/ns		//ns	1.0\	//ns	0.9V/ns					
		∆tDS	∆tDH	∆tDS	∆tDH	∆tDS	∆tDH	∆tDS	∆tDH				
DQ Slew Rate V/ns	2.0	188	188	167	146	125	63	-	-				
	1.5	146	167	125	125	83	42	81	43				
	1.0	63	125	42	83	0	0	-2	1				
	0.9	-	-	31	69	-11	-14	-13	-13				
	0.8	-	-	-	-	-25	-31	-27	-30				
	0.7	-	-	-	-	-	-	-45	-53				
	0.6	-	-	-	-	-	-	-	-				
	0.5	-	-	-	-	-	-	-	-				
	0.4	-	-	-	-	-	-	-	-				

<b>∆</b> tDS1,	$\Delta$ tDH1 der	ating values f	or DDR2-4	00, DDR2-5	33 (All uni	ts in 'ps'; t	he note ap	plies to the	e entire tab	le.)	
					DQS,	Single-Er	ided Slev	v Rate			
		0.8V	/ns	0.7\	//ns	0.6V	//ns	0.5\	//ns	0.4\	/ns
		∆tDS	∆tDH	∆tDS	∆tDH	∆tDS	∆tDH	∆tDS	∆tDH	∆tDS	∆tDH
DQ Slew Rate V/ns	2.0	-	-	-	-	-	-	-	-	-	-
	1.5	-	-	-	-	-	-	-	-	-	-
	1.0	-7	-13	-	-	-	-	-	-	-	-
	0.9	-18	-27	-29	-45	-	-	-	-	-	-
	0.8	-32	-44	-43	-62	-60	-86	-	-	-	-
	0.7	-50	-67	-61	-85	-78	-109	-108	-152	-	-
	0.6	-74	-96	-85	-114	-102	-138	-132	-181	-183	-246
	0.5	-	-	-128	-156	-145	-180	-175	-223	-226	-288
	0.4	-	-	-	-	-210	-243	-240	-286	-291	-351



NOTE 1 DQS signal must be monotonic between Vil(dc)max and Vih(dc)min.

Figure 86 — Illustration of nominal slew rate for tDS (single-ended DQS)



NOTE DQS signal must be monotonic between Vil(dc)max and Vih(dc)min.

Figure 88 — Illustration of tangent line for tDS (single-ended DQS)

#### **Test References**

See Table 41 - Timing Parameters by Speed Grade (DDR2-400 and DDR2-533) and Table 45 - DDR2-400/533 tDS1/tDH1 Derating with Single-Ended Data Strobe in the  $JEDEC\ Standard\ JESD79-2E$ .

#### **PASS Condition**

The worst measured tDS1 shall be within the specification limit.

- 1 Acquire and split read and write burst of the acquired signal.
- 2 Take the first valid WRITE burst found.
- ${\bf 3}~{\rm Find}$  all valid rising DQ crossings that cross  $V_{IH(AC)}$  in the burst.
- 4 Find all valid falling DQ crossings that cross  $V_{IL(AC)}$  in the same burst.
- 5 For all DQ crossings found, locate all next DQS falling crossings that cross V<sub>IH(DC)</sub> and all next DQS rising crossing that cross V<sub>IL(DC)</sub>.
- 6 tDS1 is defined as the time between the DQ crossing and the DQS crossing.
- **7** Collect all tDS1.
- 8 Find the worst tDS1 among the measured values and report the value as the test result.
- 9 Measure the mean slew rate for all the DQ and DQS edges.
- 10 Use the mean slew rate for DQ and DQS to determine the  $\Delta tDS1$ derating value based on the derating tables.
- 11 The test limit for tDS1 test = tDS1(base) +  $\Delta$ tDS1.

# tDH1(derate), Single-Ended DQ and DM Input Hold Time with Derating **Support - Test**

The purpose of this test is to verify that the time interval from the data or data mask (DQ/DM rising/falling edge) hold time to the associated DQS edge is within the conformance limits as specified in the JEDEC specification.

# **Signals of Interest**

Mode Supported: DDR2 only

Signal cycle of interest: WRITE

Signal(s) of Interest:

- Data Signal (supported by Data Strobe Signal)
- Data Mask Signal

Optional signal(s):

- Chip Select Signal (this signal is used to separate DQ signals from different rank of memory)
- Signals required to perform the test on the oscilloscope:
- Data Signal, DQ or Data Mask Signal, DM
- Data Strobe Signal, DQS (this must use a single-ended DQS connection)
- Chip Select Signal, CS (optional)

# **Test Definition Notes from the Specification**


Table 198 Timing Parameters by Speed Grade (DDR2-400 and DDR2-533)

Parameter	Symbol	DDR2-400		DDR2-5	33		Specific
		Min	Max	Min	Max		Notes
DQ and DM input hold time (single-ended strobe)	tDH1(base)	25	x	-25	x	ps	6,7,8,26

**Table 199** DDR2-400/533 tDS1/tDH1 derating with single-ended data strobe


		rating values for	DQS, Single-Ended Slew Rate										
		2.0\	2.0V/ns 1.5V/ns			1.0\	//ns	0.9	//ns				
		∆tDS	∆tDH	∆tDS	∆tDH	∆tDS	∆tDH	∆tDS	∆tDH				
DQ Slew Rate V/ns	2.0	188	188	167	146	125	63	-	-				
	1.5	146	167	125	125	83	42	81	43				
	1.0	63	125	42	83	0	0	-2	1				
	0.9	-	-	31	69	-11	-14	-13	-13				
	0.8	-	-	-	-	-25	-31	-27	-30				
	0.7	-	-	-	-	-	-	-45	-53				
	0.6	-	-	-	-	-	-	-	-				
	0.5	-	-	-	-	-	-	-	-				
	0.4	-	-	-	-	-	-	-	-				

<b>∆</b> tDS1,	$oldsymbol{\Delta}$ tDH1 derat	ing values f	or DDR2-4	00, DDR2-5	i33 (All uni	ts in 'ps'; t	he note ap <sub>l</sub>	olies to the	entire tab	le.)	
					DQS, S	Single-Er	ided Slev	v Rate			
		0.8V	/ns	0.7V	//ns	0.6V	//ns	0.5V	/ns	0.4V	/ns
		∆tDS	<b>∆</b> tDH	∆tDS	∆tDH	∆tDS	∆tDH	∆tDS	∆tDH	∆tDS	∆tDH
DQ Slew Rate V/ns	2.0	-	-	-	-	-	-	-	-	-	-
	1.5	-	-	-	-	-	-	-	-	-	-
	1.0	-7	-13	-	-	-	-	-	-	-	-
	0.9	-18	-27	-29	-45	-	-	-	-	-	-
	0.8	-32	-44	-43	-62	-60	-86	-	-	-	-
	0.7	-50	-67	-61	-85	-78	-109	-108	-152	-	-
	0.6	-74	-96	-85	-114	-102	-138	-132	-181	-183	-246
	0.5	-	-	-128	-156	-145	-180	-175	-223	-226	-288
	0.4	-	-	-	-	-210	-243	-240	-286	-291	-351



NOTE DQS signal must be monotonic between Vil(dc)max and Vih(dc)min.

Figure 90 — Illustration of nominal slew rate for tDH (single-ended DQS)



NOTE DQS signal must be monotonic between Vil(dc)max and Vih(dc)min.

Figure 92 — Illustration tangent line for tDH (single-ended DQS)

#### **Test References**

See Table 41 - Timing Parameters by Speed Grade (DDR2-400 and DDR2-533) and Table 45 - DDR2-400/533 tDS1/tDH1 Derating with Single-Ended Data Strobe in the JEDEC Standard JESD79-2E.

#### **PASS Condition**

The worst measured tDH1 shall be within the specification limit.

- 1 Acquire and split read and write burst of the acquired signal.
- 2 Take the first valid WRITE burst found.
- $3\,$  Find all valid rising DQ crossings that cross  $V_{\rm IL(DC)}$  in the burst.
- 4 Find all valid falling DQ crossings that cross  $V_{IH(DC)}$  in the same burst.
- 5 For all DQ crossings found, locate all prior DQS rising crossings that cross V<sub>IH(AC)</sub> and all prior DQS falling crossings that cross V<sub>IL(AC)</sub>.
- 6 tDH1 is defined as the time between the DQ crossing and the DQS crossing.
- **7** Collect all tDH1.
- 8 Find the worst tDH1 among the measured values and report the value as the test result.
- 9 Measure the mean slew rate for all the DQ and DQS edges.
- 10 Use the mean slew rate for DQ and DQS to determine the  $\Delta tDH1$ derating value based on the derating tables.
- 11 The test limit for tDH1 test = tDH1(base) +  $\Delta$ tDH1.

# tVAC (Data), Time Above $V_{IH(AC)}$ /below $V_{IL(AC)}$ - Test

The purpose of this test is to verify that the time the data signal is above  $V_{IH}(AC)$  and below  $V_{IL}(AC)$  is within the conformance limits as specified in the JEDEC specification.

#### Signals of Interest

Mode Supported: LPDDR2 only

Signal cycle of interest: WRITE

Signal(s) of Interest:

• Data Signal (supported by Data Strobe Signal)


Optional signal(s):

- Chip Select Signal (this signal is used to separate DQS signals from different rank of memory.)
- Signals required to perform the test on the oscilloscope:
- Data Signal, DQ
- Data Strobe Signal, DQS
- Chip Select Signal, CK (\*optional)

# **Test Definition Notes from the Specification**

**Table 200** Required time tVAC above  $V_{IH(AC)}$  {below  $V_{IL(AC)}$ } for valid transition

Slew Rate	tVAC @ 30	00 mV [ps]	tVAC @ 22	20 mV [ps]
	min	max	min	max
>2.0	75	-	175	-
2.0	57	-	170	-
1.5	50	-	167	-
1.0	38	-	163	1
0.9	34	-	162	-
0.8	29	-	161	-
0.7	22	-	159	-
0.6	13	-	155	-
0.5	0	-	150	-
<0.5	0	-	150	-



Falling Signal  $\Delta TF$  Rising Signal  $\Delta TF$  Figure 124 — Illustration of nominal slew rate and  $t_{VAC}$  for setup time  $t_{DS}$  for DQ with respect to strobe

#### **Test References**

See Table 111 - Required time tVAC above  $V_{IH(AC)}$  {below  $V_{IL(AC)}$ } for valid transition in the JESD209-2B.

#### **PASS Condition**

The worst measured tVAC(Data) should be within the specification limit.

- 1 Acquire and split the read and write bursts in the acquired signal.
- 2 Take the first valid WRITE burst found.
- 3 Find all of the rising/falling DQ crossings at the  $V_{IH}(AC)$  and  $V_{IL}(AC)$ levels in this burst.
- 4 tVAC(Data) is the time interval starting from a DQ rising V<sub>IH</sub>(AC) crossing point and ending at the following DQ falling  $V_{IH}(AC)$  crossing point.
- 5 tVAC(Data) is also the time interval starting from a DQ falling  $V_{IL}(AC)$ crossing point and ending at the following DQ rising V<sub>IL</sub>(AC) crossing point.
- **6** Collect all tVAC(Data) results.
- 7 Determine the worst result from the set of tVAC(Data) measured.
- 8 Report the worst result from the set of tVAC(Data) measured. No compliance limit checking is performed for this test. You need to manually check the test status (pass/fail) of this test based on the worst tVAC(Data) and slew rate reported.

# tDIPW, DQ and DM Input Pulse Width - Test

The purpose of this test is to verify that the width of the high or low level of the Data signal is within the conformance limit as specified in the JEDEC specification.

#### Signals of Interest

Mode Supported: LPDDR2 only

Signal cycle of interest: WRITE

Signal(s) of Interest:

• Data Signal (supported by Data Strobe Signal)

Optional signal(s):

- Chip Select Signal (this signal is used to separate DQS signals from different rank of memory)
- Signals required to perform the test on the oscilloscope:
- Data Signal, DQ
- Data Strobe Signal, DQS
- Chip Select Signal, CS (optional)

# **Test Definition Notes from the Specification**

Table 201 LPDDR2 AC Timing Table

Parameter	Symbol	min	min					LP	DDR2					Unit
		max	t <sub>CK</sub>	1066	933	800	667	533	466 <sup>*5</sup>	400	333	266* <sup>5</sup>	200* <sup>5</sup>	
Write Parameters*14														
DQ and DM input pulse width	tDIPW	min			0.35									

## **Test References**

See Table 103 - LPDDR2 AC Timing Table in the JEDEC Standard JESD209-2B.

#### **PASS Condition**

The worst measured tDIPW should be within the specification limit.

- 1 Acquire and split read and write burst of the acquired signal.
- 2 Take the first valid WRITE burst found.
- ${f 3}$  Find all of the valid rising and falling DQ crossings at  $V_{REF}$  in this burst.
- 4 tDIPW is the time interval starting from a rising/falling edge of the DQ and ending at the following falling/rising edge (the following edge should be in the opposite direction).
- **5** Collect all tDIPW.
- 6 Determine the worst result from the measured tDIPW.

# tQHP, Data Half Period - Test

The purpose of this test is to verify that the width of the high or low level of the Data signal is within the conformance limit as specified in the JEDEC specification.

#### Signals of Interest

Mode Supported: LPDDR2 only

Signal cycle of interest: READ

Signal(s) of Interest:

• Data Signal (supported by Data Strobe Signal)

Optional signal(s):

- Chip Select Signal (this signal is used to separate DQS signals from different rank of memory)
- Signals required to perform the test on the oscilloscope:
- Data Signal, DQ
- Data Strobe Signal, DQS
- Chip Select Signal, CS (optional)

# **Test Definition Notes from the Specification**

Table 202 LPDDR2 AC Timing Table

Parameter	Symbol	min	min					LPD	DR2					Unit	
		max	t <sub>CK</sub>	1066											
	Read Parameters* <sup>14</sup>														
Data half period	tQHP	min			min(t <sub>QSH</sub> , t <sub>QSL</sub> )										

## **Test References**

See Table 103 - LPDDR2 AC Timing Table in the JEDEC Standard JESD209-2B.

#### **PASS Condition**

The worst measured tQHP should be within the specification limit.

- 1 Acquire and split read and write burst of the acquired signal.
- 2 Take the first valid READ burst found.
- ${f 3}$  Find all of the valid rising and falling DQ crossings at  $V_{REF}$  in this burst.
- 4 tQHP is the time interval starting from a rising/falling edge of the DQ and ending at the following falling/rising edge (the following edge should be in the opposite direction).
- **5** Collect all tQHP.
- **6** Determine the worst result from the measured tQHP.

# tDS, DQ and DM Input Setup Time (Differential - Vref based) Test

The purpose of this test is to verify that the time interval from data or data mask (DQ/DM rising/falling edge) setup time to the associated DQS crossing edge must be within the conformance limit as specified in the JEDEC specification.

#### Signals of Interest

Mode Supported: LPDDR2

Signal cycle of interest: WRITE

Require Read/Write separation: Yes

Signal(s) of Interest:

- Data Signal (supported by Data Strobe Signal) OR
- Data Mask Signal (supported by Data Strobe Signal)

Optional Signal(s):

• Chip Select Signal (this signal is used to separate DQ signals from different rank of memory).

Required Signals that are needed to perform this test on oscilloscope:

- Data Signal, DQ or Data Mask Signal, DM
- Data Strobe Signal, DQS (This must use a differential DQS connection)
- Chip Select Signal, CS (\* Optional)

# **Test Definition Notes from the Specification**

Table 203 LPDDR2 AC Timing Table

Parameter	Symbol	min	min		LPDDR2									Unit
		max	t <sub>CK</sub>	1066	933	800	667	533	466 <sup>*5</sup>	400	333	266* <sup>5</sup>	200* <sup>5</sup>	
				•	١	Write Pa	aramete	rs* <sup>14</sup>		<u></u>		· ·	•	
DQ and DM input setup time (Vref based)	tDS	min		210	235	270	350	430	450	480	600	750	1000	ps

#### **Test References**

See Table 103 - LPDDR2 AC Timing Table in the JEDEC Standard JESD209-2B.

#### **PASS Condition**

The worst measured tDS shall be within the specification limit.

- 1 Acquire and split read and write burst of the acquired signal. (See notes on DDR read/write separation)
- 2 Take the first valid WRITE burst found.
- 3 Find all valid rising DQ crossings that cross Vih(ac) in the said burst. (See notes on threshold)
- 4 Find all valid falling DQ crossings that cross Vil(ac) in the same burst. (See notes on threshold)
- **5** For all DQ crossings found, locate all next DQS crossings that cross 0V. (See notes on threshold)
- 6 tDS is defined as the time between the DQ crossing and the DQS crossing.
- 7 Collect all tDS.
- 8 Find the worst tDS among the measured value and report the value as
- **9** Measure nominal slew rate on the DQ and DQS edges where worst tDS is found.
- 10 For DQ Falling ,Slew Rate = (Vref-Vil(ac))/tF
- 11 For DQ Rising, Slew Rate = (Vih(ac)-Vref)/tR
- 12 tF and tR are the transition time respectively.
- 13 For DQS Rising, Slew Rate = (VHiThres-0V)/tR
- 14 For DQS Falling, Slew Rate = (0V-VLoThres)/tF
- **15** tF and tR are the transition time respectively.
- **16** Report nominal slew rate for DQ and DQS.
- 17 Measure tangent slew rate on the DQ and DQS edges where worst tDS is found. The measurement is similar to nominal slew rate, except the transition time is break into 10 parts and slew rate is measured from a pivot point (Vref or 0V) to all the 10 points. Tangent slew rate is the maximum slew rates measured.
- **18** Report tangent slew rate for DQ and DQS.

# tDH, DQ and DM Input Hold Time (Differential - Vref based) Test

The purpose of this test is to verify that the time interval from data or data mask (DQ/DM rising/falling edge) hold time to the associated DQS crossing edge must be within the conformance limit as specified in the JEDEC specification.

#### Signals of Interest

Mode Supported: LPDDR2

Signal cycle of interest: WRITE

Require Read/Write separation: Yes

Signal(s) of Interest:

- Data Signal (supported by Data Strobe Signal) OR
- Data Mask Signal (supported by Data Strobe Signal)

Optional Signal(s):

• Chip Select Signal (this signal is used to separate DQ signals from different rank of memory).

Required Signals that are needed to perform this test on oscilloscope:

- Data Signal, DQ or Data Mask Signal, DM
- Data Strobe Signal, DQS (This must use a differential DQS connection)
- Chip Select Signal, CS (\* Optional)

# **Test Definition Notes from the Specification**

Table 204 LPDDR2 AC Timing Table

Parameter	Symbol	min	min		LPDDR2								Unit	
		max	t <sub>CK</sub>	1066	933	800	667	533	466 <sup>*5</sup>	400	333	266* <sup>5</sup>	200* <sup>5</sup>	
Write Parameters*14														
DQ and DM input hold time (Vref based)	tDH	min		210	235	270	350	430	450	480	600	750	1000	ps

#### **Test References**

See Table 103 - LPDDR2 AC Timing Table in the JEDEC Standard JESD209-2B.

#### **PASS Condition**


The worst measured tDH shall be within the specification limit.

- 1 Acquire and split read and write burst of the acquired signal. (See notes on DDR read/write separation)
- 2 Take the first valid WRITE burst found.
- 1 Acquire and split read and write burst of the acquired signal. (See notes on DDR read/write separation)
- **2** Take the first valid WRITE burst found.
- **3** Find all valid rising DQ crossings that cross Vil(dc) in the said burst. (See notes on threshold)
- 4 Find all valid falling DQ crossings that cross Vih(dc) in the same burst. (See notes on threshold)
- 5 For all DQ crossings found, locate all prior DQS crossings that cross 0V. (See notes on threshold)
- 6 tDH is defined as the time between the DQ crossing and the DQS crossing.
- **7** Collect all tDH.
- 8 Find the worst tDH among the measured value and report the value as the test result.
- 9 Measure nominal slew rate on the DQ and DQS edges where worst tDH is found.
- 10 For DQ Falling ,Slew Rate = (Vref-Vil(dc))/tF
- 11 For DQ Rising, Slew Rate = (Vih(dc)-Vref)/tR
- **12** tF and tR are the transition time respectively.
- 13 For DQS Rising, Slew Rate = (VHiThres-0V)/tR
- 14 For DQS Falling, Slew Rate = (0V-VLoThres)/tF
- **15** tF and tR are the transition time respectively.
- **16** Report nominal slew rate for DQ and DQS.
- 17 Measure tangent slew rate on the DQ and DQS edges where worst tDH is found. The measurement is similar to nominal slew rate, except the transition time is break into 10 parts and slew rate is measured from a

## **16** Data Timing Tests

pivot point (Vref or 0V) to all the 10 points. Tangent slew rate is the maximum slew rates measured.

18 Report tangent slew rate for DQ and DQS.



# 17 Command and Address Timing (CAT) Tests

```
Probing for Command Address Timing Tests 424

tlS(base) - Address and Control Input Setup Time - Test 426

tlH(base) - Address and Control Input Hold Time - Test 430

tlS(derate) - Address and Control Input Setup Time with Derating Support - Test 434

tlH(derate) - Address and Control Input Hold Time with Derating Support - Test 447

tVAC (CS, CA), Time Above VIH(AC)/below VIL(AC) - Test 460

tlPW, Address and Control Input Pulse Width Test 464

tlSCKE, CKE Input Setup Time Test 467

tlHCKE, CKE Input Hold Time Test 470

tlSCKEb, CKE Input Hold Time (Boot Parameter) Test 473

tlHCKEb, CKE Input Hold Time (Boot Parameter) Test 475
```

This section provides the Methods of Implementation (MOIs) for Command and Address Timing tests using an Agilent Infinium oscilloscope, recommended InfiniiMax 116xA or 113xA probe amplifiers, differential solder-in probe head and the DDR2(+LP) Compliance Test Application.

NOTE

Both XYZ# and  $\overline{XYZ}$  are referring to compliment. Thus, CK# is the same as  $\overline{CK}$ .

# **Probing for Command Address Timing Tests**

When performing the Command Address Timing tests, the DDR2(+LP) Compliance Test Application will prompt you to make the proper connections. The connection for Command Address Timing tests may look similar to the following diagrams. Refer to the Connection tab in DDR2(+LP) Electrical Performance Compliance Test application for the exact number of probe connections. Typically, you need minimum three probe connections to run the tests.




Figure 30 Probing for Command Address Timing Tests with Three Probes

You can use any of the oscilloscope channels as Pin Under Test (PUT) source channel. You can identify the channels used for each signal in the Configuration tab of the DDR2(+LP) Compliance Test Application. (The channels shown in Figure 30 are just examples).

For more information on the probe amplifiers and differential probe heads, see Chapter 20, "InfiniiMax Probing," starting on page 503.

#### **Test Procedure**

- 1 Start the automated test application as described in "Starting the DDR2(+LP) Compliance Test Application" on page 43.
- **2** Ensure that the RAM reliability test software is running on the computer system where the DDR2/LPDDR2 Device Under Test (DUT) is

- attached. This software will perform test on all the unused RAM on the system by producing repetitive burst of read-write data signals to the DDR2/LPDDR2 memory.
- 3 Connect the differential solder-in probe head to the PUTs on the DDR2/LPDDR2 devices.
- **4** Connect the oscilloscope probes to any channels of the oscilloscope.
- 5 In the DDR2(+LP) Test application, click the Set Up tab.
- 6 Select the Speed Grade options. For Command Address Timing Tests that support DDR2, you can select any speed grade within the selection: DDR2-400, DDR2-533, DDR2-667, DDR2-800, DDR2-1066. To select a LPDDR2 Speed Grade option (for tests that support LPDDR2), check the Low Power box.
- 7 Type in or select the Device Identifier as well as User Description from the drop-down list. Enter your comments in the Comments text box.
- 8 Click the Select Tests tab and check the tests you want to run. Check the parent node or group to check all the available tests within the group.




Figure 31 Selecting Command Address Timing Tests

**9** Follow the DDR2(+LP) Test application's task flow to set up the configuration options, run the tests and view the tests results.

# tIS(base) - Address and Control Input Setup Time - Test

The purpose of this test is to verify that the time interval from the address or control or command/address (rising or falling edge) setup time to the associated clock crossing edge is within the conformance limits as specified in the JEDEC specification.

#### **Signals of Interest**

Mode Supported: DDR2, LPDDR2

Signal cycle of interest: WRITE

Signal(s) of Interest:

- Address Signal OR Control Signal OR Command/Address
- Clock Signal

Signals required to perform the test on the oscilloscope:


- Address Signal OR Control Signal OR Command/Address
- · Clock Signal

# **Test Definition Notes from the Specification**

Table 205 Timing Parameters by Speed Grade (DDR2-400 and DDR2-533) & (DDR2-667 and DDR2-800)

Parameter	Symbol	mbol DDR2-400 [		DDR2-533		Units	Specific	
		Min	Max	Min	Max		Notes	
Address and control input setup time	tIS(base)	350	×	250	x	ps	5,7,9,22	

Parameter Symb		Symbol DDR2-667		DDR2-800			Specific
		Min	Max	Min	Max		Notes
Address and control input setup time	tIS(base)	200	x	175	x	ps	5,7,9,22,29



**Table 206** Timing Parameters by Speed Grade (DDR2-1066)

Parameter	Symbol	DDR2-1066		Units	Specific Notes
		Min	Max		
Address and control input setup time	tIS(base)	125	x	ps	5,7,9,19, 24

Figure 87 — Differential input waveform timing – tIS and tIH JEDEC Standard No. 208





Table 207 CA and CS\_n Setup and Hold Base-Values for 1V/ns

Symbol			LPDD	DR2	Unit	Reference		
	1066	933	800	667	533	466		
tlS(base)	0	30	70	150	240	300	ps	$V_{IH/L(AC)} = V_{REF(DC)} + /- 220mV$

Symbol		LPDD	R2		Unit	Reference
	400	333	266	200		
tIS(base)	300	440	600	850	ps	$V_{IH/L(AC)} = V_{REF(DC)} + /-300 \text{mV}$



#### **Test References**

See Table 41 - Timing Parameters by Speed Grade (DDR2-400 and DDR2-533) and Table 42 - Timing Parameters by Speed Grade (DDR2-667 and DDR2-800) in the *JEDEC Standard JESD79-2E*.

Also see Table 41 - Timing Parameters by Speed Grade (DDR2-1066) in the *JESD208*.

Also see Table 104 - CA and CS\_n Setup and Hold Base-Values for 1V/ns in the *JESD209-2B*.

#### **PASS Condition**

The measured time interval between the address/control setup time and the respective clock crossing point should be within the specification limit.

- 1 Pre-condition the oscilloscope settings.
- 1 Trigger on both edges (rising or falling) of the address/control signal under test.
- 2 Find all of the crossings on the rising edge of the signal under test that cross V<sub>IH(AC)</sub>.
- 3 Find all of the crossing on the falling edge of the signal under test that cross V<sub>IL(AC)</sub>.
- 4 For all crossings, locate the nearest Clock crossing on the right that crosses 0V.
- 5 Take the time difference between the signal under test's crossing and the corresponding clock crossing as tIS.
- 6 Collect all measured tIS.
- 7 Report the worst tIS measured as the test result.
- 8 Compare the test result against the compliance test limit.

# tlH(base) - Address and Control Input Hold Time - Test

The purpose of this test is to verify that the time interval from the address or control or command/address (rising or falling edge) hold time to the associated clock crossing edge is within the conformance limits as specified in the JEDEC specification.

# **Signals of Interest**

Mode Supported: DDR2, LPDDR2

Signal cycle of interest: WRITE

Signal(s) of Interest:

- Address Signal OR Control Signal OR Command/Address
- Clock Signal

Signals required to perform the test on the oscilloscope:

- Address Signal OR Control Signal OR Command/Address
- · Clock Signal

# **Test Definition Notes from the Specification**

Table 208 Timing Parameters by Speed Grade (DDR2-400 and DDR2-533) & (DDR2-667 and DDR2-800)

Parameter	Symbol DDR2-400		DDR2-533		Units	Specific		
		Min	Max	Min	Max		Notes	
Address and control input hold time	tIH(base)	475	×	375	х	ps	5,7,9,23	

Parameter	Symbol	DDR2-667		DDR2-800			Specific	
		Min	Max	Min	Max		Notes	
Address and control input hold time	tIH(base)	275	x	250	x	ps	5,7,9,23,29	




Table 209 Timing Parameters by Speed Grade (DDR2-1066)

Parameter	Symbol	DDR2-1066		Units	Specific Notes
		Min	Max		
Address and control input hold time	tIH(base)	200	x	ps	5,7,9,20,24

Figure 87 — Differential input waveform timing – tIS and tIH JEDEC Standard No. 208





Table 210 CA and CS\_n Setup and Hold Base-Values for 1V/ns

Symbol			LPDD	DR2	Unit	Reference		
	1066	933	800	667	533	466		
tlH(base)	90	120	160	240	330	390	ps	$V_{IH/L(AC)} = V_{REF(DC)} + /- 130mV$

Symbol		LPDD	R2		Unit	Reference
	400	333	266	200		
tIH(base)	400	540	700	950	ps	$V_{IH/L(AC)} = V_{REF(DC)} + /- 200 \text{mV}$



#### **Test References**

See Table 41 - Timing Parameters by Speed Grade (DDR2-400 and DDR2-533) and Table 42 - Timing Parameters by Speed Grade (DDR2-667 and DDR2-800) in the *JEDEC Standard JESD79-2E*.

Also see Table 41 - Timing Parameters by Speed Grade (DDR2-1066) in the *JESD208*.

Also see Table 104 - CA and CS\_n Setup and Hold Base-Values for 1V/ns in the *JESD209-2B*.

#### **PASS Condition**

The measured time interval between the address/control hold time and the respective clock crossing point should be within the specification limit.

# **Measurement Algorithm**

- 1 Pre-condition the oscilloscope.
- 2 Triggered on either rising or falling edge of the address/control signal under test.
- 3 Find all crossings on rising edge of the signal under test that cross  $V_{IL(DC)}$ .
- 4 Find all crossings on falling edge of the signal under test that cross
- 5 For all the crossings found, locate the nearest Clock crossings on the left that cross 0V.

Note: For LPDDR2 with PUT=CA option, the Clock crossing could be Clock rising or Clock falling.

For other cases, the Clock crossing must be Clock rising only.

- 6 Take the time different of the signal under test's crossings to the corresponding clock crossing as tIH.
- 7 Collect all measured tIH.
- 8 Report the worst tIH measured as test result.
- **9** Compare the test result to the compliance test limit.

# tlS(derate) - Address and Control Input Setup Time with Derating Support -Test

The purpose of this test is to verify that the time interval from the address or control or command/address (rising or falling edge) setup time to the associated clock crossing edge is within the conformance limits as specified in the JEDEC specification.

# **Signals of Interest**

Mode Supported: DDR2, LPDDR2

Signal cycle of interest: WRITE

Signal(s) of Interest:

- Address Signal OR Control Signal OR Command/Address
- · Clock Signal

Signals required to perform the test on the oscilloscope:

- Address Signal OR Control Signal OR Command/Address
- · Clock Signal

Table 211 Timing Parameters by Speed Grade (DDR2-400 and DDR2-533) & (DDR2-667 and DDR2-800)

Parameter	Symbol	DDR2-400 DDR2-533 L			Specific		
		Min	Max	Min	Max		Notes
Address and control input setup time	tIS(base)	350	x	250	х	ps	5,7,9,22

Parameter	Symbol	DDR2-667		DDR2-800			Specific
		Min	Max	Min	Max		Notes
Address and control input setup time	tIS(base)	200	x	175	х	ps	5,7,9,22,29

 Table 212 Derating Values for DDR2-400, DDR2-533

		tIS, tI	H Derating Val	ues for DDR2	2-400, DDR2-5	533			
				CK, C	K Different	tial Slew R	ate		
		2.0V	/ns	1.5V/ns		1.0V/ns			
		∆tIS	ΔtIH	∆tIS	ΔtIH	ΔtIS	∆tIH	Units	Notes
Com-	4.0	+187	+94	+217	+124	+247	+154	ps	1
mand/Address Slew Rate V/ns	3.5	+179	+89	+209	+119	+239	+149		
	3.0	+167	+83	+197	+113	+227	+143		
	2.5	+150	+75	+180	+105	+210	+135		
	2.0	+125	+45	+155	+75	+185	+105		
	1.5	+83	+21	+113	+51	+143	+81		
	1.0	0	0	+30	+30	+60	+60		
	0.9	-11	-14	+19	+16	+49	+46		
	0.8	-25	-31	+5	-1	+35	+29		
	0.7	-43	-54	-13	-24	+17	+6		
	0.6	-67	-83	-37	-53	-7	-23		
	0.5	-110	-125	-80	-95	-50	-65		
	0.4	-175	-188	-145	-158	-115	-128		
	0.3	-285	-292	-255	-262	-225	-232		
	0.25	-350	-375	-320	-345	-290	-315		
	0.2	-525	-500	-495	-470	-455	-440	1	
	0.15	-800	-708	-770	-678	-740	-648		
	0.1	-1450	-1125	-1420	-1095	-1390	-1065	]	

**Table 213** Derating Values for DDR2-667, DDR2-800

		$\Delta$ tIS and	$\Delta$ tIH Derating	Values for D	DR2-667, DDI	R2-800			
				CK, C	K Different	ial Slew Ra	nte		
		2.0V	/ns	1.5V	/ns	1.0V	/ns		
		ΔtIS	∆tIH	∆tIS	∆tIH	ΔtIS	ΔtIH	Units	Notes
Com-	4.0	+150	+94	+180	+124	+210	+154	ps	1
mand/Address Slew Rate V/ns	3.5	+143	+89	+173	+119	+203	+149		
	3.0	+133	+83	+163	+113	+193	+143		
	2.5	+120	+75	+150	+105	+180	+135		
	2.0	+100	+45	+130	+75	+160	+105		
	1.5	+67	+21	+97	+51	+127	+81		
	1.0	0	0	+30	+30	+60	+60		
	0.9	-5	-14	+25	+16	+55	+46		
	0.8	-13	-31	+17	-1	+47	+29		
	0.7	-22	-54	+8	-24	+38	+6		
	0.6	-34	-83	-4	-53	+26	-23		
	0.5	-60	-125	-30	-95	0	-65		
	0.4	-100	-188	-70	-158	-40	-128		
	0.3	-168	-292	-138	-262	-108	-232		
	0.25	-200	-375	-170	-345	-140	-315		
	0.2	-325	-500	-295	-470	-265	-440		
	0.15	-517	-708	-487	-678	-457	-648		
	0.1	-1000	-1125	-970	-1095	-940	-1065		




Figure 93 - Illustration of nominal slew rate for tIS




Figure 94 — Illustration of tangent line for US

Table 214 Timing Parameters by Speed Grade (DDR2-1066)

Parameter	Symbol	DDR2-1066	i	Units	Specific Notes
		Min	Max		
Address and control input setup time	tIS(base)	125	×	ps	5,7,9,19, 24

Table 215 Derating Values for DDR2-1066

		∆tIS	and $oldsymbol{\Delta}$ tlH Der	ating Values	for DDR2-106	6			
				CK, C	K Different	ial Slew Ra	ite		
		2.0V	/ns	1.5V	/ns	1.0V/ns			
		ΔtIS	∆tIH	∆tIS	ΔtIH	∆tIS	ΔtIH	Units	Notes
Com-	4.0	+150	+94	+180	+124	+210	+154	ps	1
mand/Address Slew Rate V/ns	3.5	+143	+89	+173	+119	+203	+149		
	3.0	+133	+83	+163	+113	+193	+143		
	2.5	+120	+75	+150	+105	+180	+135		
	2.0	+100	+45	+130	+75	+160	+105		
<u>-</u> 1	1.5	+67	+21	+97	+51	+127	+81	-	
	1.0	0	0	+30	+30	+60	+60		
	0.9	-5	-14	+25	+16	+55	+46		
	0.8	-13	-31	+17	-1	+47	+29		
	0.7	-22	-54	+8	-24	+38	+6		
	0.6	-34	-83	-4	-53	+26	-23		
	0.5	-60	-125	-30	-95	0	-65		
	0.4	-100	-188	-70	-158	-40	-128		
	0.3	-168	-292	-138	-262	-108	-232		
	0.25	-200	-375	-170	-345	-140	-315		
	0.2	-325	-500	-295	-470	-265	-440		
	0.15	-517	-708	-487	-678	-457	-648		
	0.1	-1000	-1125	-970	-1095	-940	-1065		




Figure 81 - Illustration of nominal slew rate for tIS




Figure 82 — Illustration of tangent line for tIS

Table 216 CA and CS\_n Setup and Hold Base-Values for 1V/ns

Symbol			LPDD	R2			Unit	Reference
	1066	933	800	667	466			
tIS(base)	0	30	70	150	240	300	ps	$V_{IH/L(AC)} = V_{REF(DC)} + /- 220mV$

Symbol		LPDE	R2		Unit	Reference
	LPDDR2 400 333 266			200		
tIS(base)	300	440	600	850	ps	$V_{IH/L(AC)} = V_{REF(DC)} + /-300 \text{mV}$

0.6 0.5

0.4

**Table 217** Derating Values LPDDR2 tIS/tIH - AC/DC based AC220

		AC220 Threshold OC130 Threshold	. ,	REF(DC) + 2201	$mV, V_{IL(AC)} = $	V <sub>REF(DC)</sub> - 220			
				CK_t, (	CK_c Differ	ential Slew	Rate		
		4.0\	I/ns	3.0\	//ns	2.0\	//ns	1.8	//ns
		∆tIS	∆tIH	∆tIS	ΔtIH	∆tIS	ΔtIH	ΔtIS	∆tIH
CA, CS_n Slew	2.0	110	65	110	65	110	65	-	-
Rate V/ns	1.5	74	43	73	43	73	43	89	59
	1.0	0	0	0	0	0	0	16	16
	0.9	-	-	-3	-5	-3	-5	13	11
	0.8	-	-	-	-	-8	-13	8	3
	0.7	-	-	-	-	-	-	2	-6

		.C220 Threshold C130 Threshold		REF(DC) + 220n	$_{\text{IN}}$ $_{\text{IL}(AC)} = 1$				
				CK_t, C	K_c Differe	ential Slew	Rate		
		1.6\	//ns	1.4V	//ns	1.2V	/ns	1.0V	/ns
		∆tIS	∆tIH	∆tIS	∆tIH	∆tIS	∆tIH	∆tIS	∆tIH
CA, CS_n Slew	2.0	-	-	-	-	-	-	-	-
Rate V/ns	1.5	-	-	-	-	-	-	-	-
	1.0	32	32	-	-	-	-	-	-
	0.9	29	27	45	43	-	-	-	-
	0.8	24	19	40	35	56	55	-	-
	0.7	18	10	34	26	50	46	66	78
	0.6	10	-3	26	13	42	33	58	65
	0.5	-	-	4	-4	20	16	36	48
	0.4	-	-	-	-	-7	2	17	34


Table 218 Derating Values LPDDR2 tIS/tIH - AC/DC based AC300

 $\Delta$ tIS,  $\Delta$ tIH derating in [ps] AC/DC based AC300 Threshold ->  $V_{IH(AC)} = V_{REF(DC)} + 300 \text{mV}$ ,  $V_{IL(AC)} = V_{REF(DC)} - 300 \text{mV}$ DC200 Threshold ->  $V_{IH(DC)} = V_{REF(DC)} + 200 \text{mV}$ ,  $V_{IL(DC)} = V_{REF(DC)} - 200 \text{mV}$ 

				CK_t, C	K_c Differ	ential Slew	Rate		
		4.0V	//ns	3.0V	/ns	2.0V/ns		1.8V	/ns
		∆tIS	∆tIH	∆tIS	ΔtIH	∆tIS	ΔtIH	ΔtIS	ΔtIH
CA, CS_n Slew	2.0	150	100	150	100	150	100	-	-
Rate V/ns 1.5	1.5	100	67	100	67	100	67	116	83
	1.0	0	0	0	0	0	0	16	16
	0.9	-	-	-4	-8	-4	-8	12	8
	0.8	-	-	-	-	-12	-20	4	-4
	0.7	-	-	-	-	-	-	-3	-18
	0.6	-	-	-	-	-	-	-	-
	0.5	-	-	-	-	-	-	-	-
	0.4	-	-	-	-	-	-	-	-

 $\Delta$ tIS,  $\Delta$ tIH derating in [ps] AC/DC based AC300 Threshold ->  $V_{IH(AC)} = V_{REF(DC)} + 300 \text{mV}$ ,  $V_{IL(AC)} = V_{REF(DC)} - 300 \text{mV}$ DC200 Threshold ->  $V_{IH(DC)} = V_{REF(DC)} + 200 \text{mV}$ ,  $V_{IL(DC)} = V_{REF(DC)} - 200 \text{mV}$ 

				CK_t, C	K_c Differe	ntial Slew	Rate		
		1.6V	/ns	1.4V	/ns	1.2V/ns		1.0V	/ns
		∆tIS	∆tIH	∆tIS	∆tIH	∆tIS	∆tIH	∆tIS	∆tIH
CA, CS_n Slew	2.0	-	-	-	-	-	-	-	-
Rate V/ns	1.5	-	-	-	-	-	-	-	-
	1.0	32	32	-	-	-	-	-	-
	0.9	28	24	44	40	-	-	-	-
	0.8	20	12	36	28	52	48	-	-
	0.7	13	-2	29	14	45	34	61	66
	0.6	2	-21	18	-5	34	15	50	47
	0.5	-	-	-12	-32	4	-12	20	20
	0.4	-	-	-	-	-35	-40	-11	-8



 $\begin{array}{ll} \text{Setup Slew Rate} = \frac{\bigvee_{\text{REF(dc)}} - \bigvee_{\text{IL(ac)}} \text{max}}{\Delta \text{TF}} & \text{Setup Slew Rate} \\ \text{Rising Signal} = \frac{\bigvee_{\text{IH(ac)}} \text{min} - \bigvee_{\text{REF(dc)}}}{\Delta \text{TR}} \\ \end{array}$ 

Figure 120 — Illustration of nominal slew rate and  $t_{VAC}$  for setup time  $t_{IS}$  for CA and CS\_n with respect to clock.




Figure 122 — Illustration of tangent line for setup time  $t_{IS}^-$  for CA and CS\_n with respect to clock

See Table 41 - Timing Parameters by Speed Grade (DDR2-400 and DDR2-533) and Table 42 - Timing Parameters by Speed Grade (DDR2-667 and DDR2-800) in the *JEDEC Standard JESD79-2E*.

See Table 46 - Derating Values for DDR2-400, DDR2-533 and Table 47 - Derating Values for DDR2-667, DDR2-800 in the  $\it JEDEC\ Standard\ \it JESD79-2E$ .

Also see Table 41 - Timing Parameters by Speed Grade (DDR2-1066) and Table 43 - Derating Values for DDR2-1066 in the *JESD208*.

Also see Table 104 - CA and CS\_n Setup and Hold Base-Values for 1V/ns, Table 105 - Derating Values LPDDR2 tIS/tIH - AC/DC Based AC220 and Table 106 - Derating Values LPDDR2 tIS/tIH - AC/DC Based AC300 in the *JESD209-2B*.

#### **PASS Condition**

The measured time interval between the address/control setup time and the respective clock crossing point should be within the specification limit.

### **Measurement Algorithm**

- 1 Pre-condition the oscilloscope.
- **2** Trigger on either rising or falling edge of the address/control signal under test.
- 3 Find all crossings on rising edge of the signal under test that cross  $V_{\rm IH(AC)}.$
- 4 Find all crossings on falling edge of the signal under test that cross  $V_{\rm IL(AC)}.$
- **5** For all the crossings found, locate the nearest Clock crossings that cross 0V.

Note: For LPDDR2 with PUT=CA option, the Clock crossing could be Clock rising or Clock falling.

For other cases, the Clock crossing must be Clock rising only.

- **6** Take the time different of the signal under test's crossings to the corresponding clock crossing as tIS.
- 7 Collect all measured tIS.
- 8 Report the worst tIS measured as test result.
- **9** Measure the mean slew rate for all the ADD/CMD and CK edges.
- 10 Use the mean slew rate for ADD/CMD and CK to determine the  $\Delta tIS$  derating value based on the derating tables.
- 11 The test limit for tIS test = tIS(base) +  $\Delta$ tIS.

# tlH(derate) - Address and Control Input Hold Time with Derating Support -Test

The purpose of this test is to verify that the time interval from the address or control or command/address (rising or falling edge) hold time to the associated clock crossing edge is within the conformance limits as specified in the JEDEC specification.

# **Signals of Interest**

Mode Supported: DDR2, LPDDR2

Signal cycle of interest: WRITE

Signal(s) of Interest:

- Address Signal OR Control Signal OR Command/Address
- · Clock Signal

Signals required to perform the test on the oscilloscope:

- Address Signal OR Control Signal OR Command/Address
- · Clock Signal

### **Test Definition Notes from the Specification**

Table 219 Timing Parameters by Speed Grade (DDR2-400 and DDR2-533) & (DDR2-667 and DDR2-800)

Parameter	Symbol	DDR2-400 DDR2-533				Specific	
		Min	Max	Min	Max		Notes
Address and control input hold time	tIH(base)	475	x	375	х	ps	5,7,9,23

Parameter	Symbol	DDR2-667	DDR2-667		DDR2-800		Specific
		Min	Max	Min	Max		Notes
Address and control input hold time	tIH(base)	275	×	250	х	ps	5,7,9,23,29

**Table 220** Derating Values for DDR2-400, DDR2-533

		tIS, tII	H Derating Val	ues for DDR2	-400, DDR2-5	33			
				CK, C	K Different	ial Slew Ra	ite		
		2.0V	/ns	1.5V	/ns	1.0V/ns			
		∆tIS	∆tIH	ΔtIS	∆tIH	∆tIS	ΔtIH	Units	Notes
Com-	4.0	+187	+94	+217	+124	+247	+154	ps	1
mand/Address Slew Rate V/ns	3.5	+179	+89	+209	+119	+239	+149		
	3.0	+167	+83	+197	+113	+227	+143		
	2.5	+150	+75	+180	+105	+210	+135		
	2.0	+125	+45	+155	+75	+185	+105		
	1.5	+83	+21	+113	+51	+143	+81		
	1.0	0	0	+30	+30	+60	+60		
	0.9	-11	-14	+19	+16	+49	+46		
	0.8	-25	-31	+5	-1	+35	+29		
	0.7	-43	-54	-13	-24	+17	+6		
	0.6	-67	-83	-37	-53	-7	-23		
	0.5	-110	-125	-80	-95	-50	-65		
	0.4	-175	-188	-145	-158	-115	-128		
	0.3	-285	-292	-255	-262	-225	-232		
	0.25	-350	-375	-320	-345	-290	-315		
	0.2	-525	-500	-495	-470	-455	-440		
	0.15	-800	-708	-770	-678	-740	-648		
	0.1	-1450	-1125	-1420	-1095	-1390	-1065		

**Table 221** Derating Values for DDR2-667, DDR2-800

		$\Delta$ tIS and	$\Delta$ tIH Derating	Values for D	DR2-667, DD	R2-800			
				CK, C	K Different	ial Slew R	ate		
		2.0V	/ns	1.5V	/ns	1.0V	/ns		
		ΔtIS	ΔtIH	∆tIS	ΔtIH	∆tIS	ΔtIH	Units	Notes
Com-	4.0	+150	+94	+180	+124	+210	+154	ps	1
mand/Address Slew Rate V/ns	3.5	+143	+89	+173	+119	+203	+149	7	
	3.0	+133	+83	+163	+113	+193	+143		
	2.5	+120	+75	+150	+105	+180	+135		
	2.0	+100	+45	+130	+75	+160	+105		
	1.5	+67	+21	+97	+51	+127	+81		
	1.0	0	0	+30	+30	+60	+60		
	0.9	-5	-14	+25	+16	+55	+46		
	0.8	-13	-31	+17	-1	+47	+29		
	0.7	-22	-54	+8	-24	+38	+6		
	0.6	-34	-83	-4	-53	+26	-23		
	0.5	-60	-125	-30	-95	0	-65		
	0.4	-100	-188	-70	-158	-40	-128		
	0.3	-168	-292	-138	-262	-108	-232		
	0.25	-200	-375	-170	-345	-140	-315		
	0.2	-325	-500	-295	-470	-265	-440		
	0.15	-517	-708	-487	-678	-457	-648		
	0.1	-1000	-1125	-970	-1095	-940	-1065		




Figure 95 — Illustration of nominal slew rate for tlH  $\,$ 




Figure 96 — Illustration tangent line for tlH

**Table 222** Timing Parameters by Speed Grade (DDR2-1066)

Parameter	Symbol	DDR2-1066	j	Units	Specific Notes
		Min	Max		
Address and control input hold time	tIH(base)	200	×	ps	5,7,9,20,24

Table 223 Derating Values for DDR2-1066

		ΔtIS	and $\Delta$ tIH Der	ating Values	for DDR2-106	66			
				CK, C	K Different	ial Slew Ra	ate		
		2.0V	/ns	1.5V	/ns	1.0V	/ns		
		∆tIS	ΔtIH	∆tIS	ΔtIH	∆tIS	ΔtIH	Units	Notes
Com-	4.0	+150	+94	+180	+124	+210	+154	ps	1
mand/Address Slew Rate V/ns	3.5	+143	+89	+173	+119	+203	+149		
	3.0	+133	+83	+163	+113	+193	+143		
	2.5	+120	+75	+150	+105	+180	+135		
	2.0	+100	+45	+130	+75	+160	+105		
	1.5	+67	+21	+97	+51	+127	+81		
1.0	1.0	0	0	+30	+30	+60	+60		
	0.9	-5	-14	+25	+16	+55	+46		
	0.8	-13	-31	+17	-1	+47	+29		
	0.7	-22	-54	+8	-24	+38	+6		
	0.6	-34	-83	-4	-53	+26	-23		
	0.5	-60	-125	-30	-95	0	-65		
	0.4	-100	-188	-70	-158	-40	-128		
	0.3	-168	-292	-138	-262	-108	-232		
	0.25	-200	-375	-170	-345	-140	-315		
	0.2	-325	-500	-295	-470	-265	-440		
	0.15	-517	-708	-487	-678	-457	-648		
	0.1	-1000	-1125	-970	-1095	-940	-1065		




Figure 83 - Illustration of nominal slew rate for tIH




Figure 84 - Illustration tangent line for tlH

Table 224 CA and CS\_n Setup and Hold Base-Values for 1V/ns

Symbol			LPDD	R2			Unit	Reference
	1066	933	800	667	533	466		
tlH(base)	90	120	160	240	330	390	ps	$V_{IH/L(AC)} = V_{REF(DC)} + /- 130mV$

Symbol		LPDDR2 400 333 266 200				Reference
	400	333	266	200		
tIH(base)	400	540	700	950	ps	$V_{IH/L(AC)} = V_{REF(DC)} + /- 200mV$

Table 225 Derating Values LPDDR2 tIS/tIH - AC/DC based AC220

 $\Delta$ tIS,  $\Delta$ tIH derating in [ps] AC/DC based AC220 Threshold ->  $V_{IH(AC)} = V_{REF(DC)} + 220mV$ ,  $V_{IL(AC)} = V_{REF(DC)} - 220mV$ DC130 Threshold ->  $V_{IH(DC)} = V_{REF(DC)} + 130 \text{mV}$ ,  $V_{IL(DC)} = V_{REF(DC)} - 130 \text{mV}$ 

				CK_t, C	K_c Differ	ential Slew	Rate		
		4.0\	4.0V/ns		//ns	2.0V/ns		1.8V/ns	
		∆tIS	∆tIH	∆tIS	ΔtIH	∆tIS	∆tlH	∆tIS	∆tlH
CA, CS_n Slew	2.0	110	65	110	65	110	65	-	-
Rate V/ns	1.5	74	43	73	43	73	43	89	59
1.0	1.0	0	0	0	0	0	0	16	16
	0.9	-	-	-3	-5	-3	-5	13	11
	0.8	-	-	-	-	-8	-13	8	3
	0.7	-	-	-	-	-	-	2	-6
	0.6	-	-	-	-	-	-	-	-
	0.5	-	-	-	-	-	-	-	-
	0.4	-	-	-	-	-	-	-	-

 $\Delta$ tIS,  $\Delta$ tIH derating in [ps] AC/DC based AC220 Threshold ->  $V_{IH(AC)} = V_{REF(DC)} + 220mV$ ,  $V_{IL(AC)} = V_{REF(DC)} - 220mV$ DC130 Threshold ->  $V_{IH(DC)} = V_{REF(DC)} + 130 \text{mV}$ ,  $V_{IL(DC)} = V_{REF(DC)} - 130 \text{mV}$ 

			CK_t, CK_c Differential Slew Rate									
		1.6\	//ns	1.4V/ns		1.2V/ns		1.0V	/ns			
		∆tIS	∆tIH	∆tIS	∆tIH	∆tIS	∆tIH	∆tIS	∆tIH			
CA, CS_n Slew	2.0	-	-	-	-	-	-	-	-			
Rate V/ns	1.5	-	-	-	-	-	-	-	-			
	1.0	32	32	-	-	-	-	-	-			
	0.9	29	27	45	43	-	-	-	-			
	0.8	24	19	40	35	56	55	-	-			
	0.7	18	10	34	26	50	46	66	78			
	0.6	10	-3	26	13	42	33	58	65			
	0.5	-	-	4	-4	20	16	36	48			
	0.4	-	-	-	-	-7	2	17	34			

0.6 0.5 0.4

 Table 226 Derating Values LPDDR2 tIS/tIH - AC/DC based AC300

		2 AC300 Threshold OC200 Threshold		REF(DC) + 3001	$mV, V_{IL(AC)} = $	V <sub>REF(DC)</sub> - 300						
			CK_t, CK_c Differential Slew Rate									
		4.0\	//ns	3.0\	//ns	2.0\	//ns	1.8\	//ns			
		∆tIS	∆tIH	ΔtIS	∆tIH	∆tIS	∆tlH	∆tIS	∆tIH			
CA, CS_n Slew	2.0	150	100	150	100	150	100	-	-			
Rate V/ns	1.5	100	67	100	67	100	67	116	83			
	1.0	0	0	0	0	0	0	16	16			
	0.9	-	-	-4	-8	-4	-8	12	8			
	0.8	-	-	-	-	-12	-20	4	-4			
	0.7	-	_	-	-	_	_	-3	-18			

			0 Threshold -> $V_{IH(DC)} = V_{REF(DC)} + 200 \text{mV}$ , $V_{IL(DC)} = V_{REF(DC)} - 200 \text{mV}$ <b>CK_t, CK_c Differential Slew Rate</b>									
		1.6\	//ns	1.4V	/ns	1.2V	/ns	1.0V	/ns			
		∆tIS	∆tIH	∆tIS	ΔtIH	∆tIS	∆tIH	∆tIS	∆tIH			
CA, CS_n Slew Rate V/ns	2.0	-	-	-	-	-	-	-	-			
	1.5	-	-	-	-	-	-	-	-			
	1.0	32	32	-	-	-	-	-	-			
	0.9	28	24	44	40	-	-	-	-			
	0.8	20	12	36	28	52	48	-	-			
	0.7	13	-2	29	14	45	34	61	66			
	0.6	2	-21	18	-5	34	15	50	47			
	0.5	-	-	-12	-32	4	-12	20	20			
	0.4	-	-	-	-	-35	-40	-11	-8			




Figure 121 — Illustration of nominal slew rate for hold time  $\mathbf{t}_{\text{IH}}$ for CA and CS\_n with respect to clock




Figure 123 — Illustration of tangent line for for hold time t<sub>IH</sub> for CA and CS\_n with respect to clock

See Table 41 - Timing Parameters by Speed Grade (DDR2-400 and DDR2-533) and Table 42 - Timing Parameters by Speed Grade (DDR2-667 and DDR2-800) in the *JEDEC Standard JESD79-2E*.

See Table 46 - Derating Values for DDR2-400, DDR2-533 and Table 47 - Derating Values for DDR2-667, DDR2-800 in the *JEDEC Standard JESD79-2E*.

Also see Table 41 - Timing Parameters by Speed Grade (DDR2-1066) and Table 43 - Derating Values for DDR2-1066 in the *JESD208*.

Also see Table 104 - CA and CS\_n Setup and Hold Base-Values for 1V/ns, Table 105 - Derating Values LPDDR2 tIS/tIH - AC/DC Based AC220 and Table 106 - Derating Values LPDDR2 tIS/tIH - AC/DC Based AC300 in the *JESD209-2B*.

#### **PASS Condition**

The measured time interval between the address/control hold time and the respective clock crossing point should be within the specification limit.

### **Measurement Algorithm**

- 1 Pre-condition the oscilloscope.
- 2 Triggered on either rising or falling edge of the address/control signal under test.
- 3 Find all crossings on rising edge of the signal under test that cross  $V_{IL(DC)}$ .
- 4 Find all crossings on falling edge of the signal under test that cross
- 5 For all the crossings found, locate the nearest Clock crossings that cross 0V.

Note: For LPDDR2 with PUT=CA option, the Clock crossing could be Clock rising or Clock falling.

For other cases, the Clock crossing must be Clock rising only.

- 6 Take the time different of the signal under test's crossings to the corresponding clock crossing as tIH.
- 7 Collect all measured tIH.
- **8** Report the worst tIH measured as test result.
- **9** Measure the mean slew rate for all the ADD/CMD and CK edges.
- 10 Use the mean slew rate for ADD/CMD and CK to determine the  $\Delta tIH$ derating value based on the derating tables.
- 11 The test limit for tIH test = tIH(base) +  $\Delta$ tIH.

# tVAC (CS, CA), Time Above $V_{IH(AC)}/below\ V_{IL(AC)}$ - Test

The purpose of this test is to verify that the time the command/address signal is above  $V_{IH}(AC)$  and below  $V_{IL}(AC)$  is within the conformance limits as specified in the JEDEC specification.

### **Signals of Interest**

Mode Supported: LPDDR2 only

Signal cycle of interest: WRITE

Require Read/Write separation: No

Signal(s) of Interest:

• Command/Address Signal (LPDDR2 only) OR

• Control Signal

Required Signals that are needed to perform this test on oscilloscope:

- Command/Address Signal OR
- · Control Signal.

**Table 227** Required time tVAC above  $V_{IH(AC)}$  {below  $V_{IL(AC)}$ } for valid transition

Slew Rate	tVAC @ 30	00 mV [ps]	tVAC @ 22	20 mV [ps]
	min	max	min	max
>2.0	75	-	175	-
2.0	57	-	170	-
1.5	50	50 -		-
1.0	38	-	163	1
0.9	34	-	162	-
0.8	29	-	161	-
0.7	22	-	159	-
0.6	13	-	155	-
0.5	0	-	150	-
<0.5	0	-	150	-

JEDEC Standard No. 209-2B




Figure 120 — Illustration of nominal slew rate and  $t_{VAC}$  for setup time  $t_{IS}$  for CA and CS in with respect to clock.

#### **Test References**

See Table 107 - Required time tVAC above  $V_{IH(AC)}$  {below  $V_{IL(AC)}$ } for valid transition in the *JESD209-2B*.

#### **PASS Condition**

The worst measured tVAC(CS,CA) should be within the specification limit.

### **Measurement Algorithm**

- 1 Pre-condition the oscilloscope setting.
- **2** Trigger on either a rising or falling edge of the command/address/control signal under test.

- 3 Find all of the rising/falling edges of the signal under tests that cross  $V_{IL}(AC)$ .
- 4 Find all of the rising/falling edges of the signal under tests that cross  $V_{IH}(AC)$ .
- 5 tVAC(CS,CA) is the time interval starting from a rising  $V_{IH}(AC)$  crossing point and ending at the following falling V<sub>IH</sub>(AC) crossing point.
- ${\bf 6}~{\rm tVAC(CS,CA)}$  is also the time interval starting from a falling  $V_{IL}(AC)$ crossing point and ending at the following rising V<sub>II</sub>(AC) crossing point.
- 7 Collect all tVAC(CS,CA) results.
- 8 Determine the worst result from the set of tVAC(CS,CA) measured.
- **9** Report the worst result from the set of tVAC(CS,CA) measured. No compliance limit checking is performed for this test. You need to manually check the test status (pass/fail) of this test based on the worst tVAC(CS,CA) and slew rate reported.

# tIPW, Address and Control Input Pulse Width Test

The purpose of this test is to verify that the width of the high or low level of address or control or command/address signal must be within the conformance limit as specified in the JEDEC specification.

### **Signals of Interest**

Mode Supported: DDR2, LPDDR2

Signal cycle of interest: WRITE

Require Read/Write separation: No

Signal(s) of Interest:

 Address Signal(DDR2 only), Command/Address Signal(LPDDR2 only) OR Control Signal

Required Signals that are needed to perform this test on oscilloscope:

• Address Signal (DDR2 only), Command/Address Signal (LPDDR2 only) OR Control Signal

Table 228 Timing Parameters by Speed Grade (DDR2-400 and DDR2-533)

Parameter	Symbol	DDR2-400		DDR2-533			Specific	
		Min	Max	Min	Max		Notes	
Control & Address input pulse width for each input	tIPW	0.6	x	0.6	х	tCK		

**Table 229** Timing Parameters by Speed Grade (DDR2-667 and DDR2-800)

Parameter	Symbol	DDR2-667		DDR2-800			Specific Notes
		Min	Max	Min	Max		
Control & Address input pulse width for each input	tIPW	0.6	x	0.6	x	tCK(avg)	

**Table 230** Timing Parameters by Speed Grade (DDR2-1066)

Parameter	Symbol	DDR2-1066		Units <sup>29</sup>	Specific Notes
		Min	Max		
Control & Address input pulse width for each input	tIPW	0.6	х	tCK(avg)	

Table 231 LPDDR2 AC Timing Table

Parameter	Symbol	min	min		LPDDR2									
		max	t <sub>CK</sub>	1066	933	800	667	533	466 <sup>*5</sup>	400	333	266* <sup>5</sup>	200* <sup>5</sup>	
	•	1		Co	ommand	Addres	s Input	Param	eters* <sup>14</sup>	· I	•		•	•
Address and control input pulse width	tIPW	min						0.	40					t <sub>CK</sub> (avg)

See Table 41 - Timing Parameters by Speed Grade (DDR2-400 and DDR2-533) and Table 42 - Timing Parameters by Speed Grade (DDR2-667 and DDR2-800) in the JEDEC Standard JESD79-2E.

Also see Table 41 - Timing Parameters by Speed Grade (DDR2-1066) in the JESD208.

See Table 103 - LPDDR2 AC Timing Table in the JEDEC Standard JESD209-2B.

#### **PASS Condition**

The worst measured tIPW shall be within the specification limit.

# **Measurement Algorithm**

- 1 Pre-condition the oscilloscope.
- 2 Triggered on either rising or falling edge of the command/address/control signal under test.
- 3 Find all crossings on rising/falling edge of the signal under test that cross Vref.

#### 17 Command and Address Timing (CAT) Tests

- **4** tIPW is time started from a rising/falling edge of the signal under test and ended at the following falling/rising (following edge should not same direction) edge.
- **5** Collect all tIPW.
- 6 Determine the worst result from the set of tIPW measured.

# tISCKE, CKE Input Setup Time Test

The purpose of this test is to verify that the time interval from Clock Enable signal (CKE rising/falling edge) setup time to the associated clock crossing edge must be within the conformance limit as specified in the JEDEC specification.

### **Signals of Interest**

Mode Supported: LPDDR2

Signal cycle of interest: WRITE

Require Read/Write separation: No

Signal(s) of Interest:

• Clock Enable Signal

Required Signals that are needed to perform this test on oscilloscope:

- Clock Enable Signal
- · Clock Signal

Table 232 LPDDR2 AC Timing Table

Parameter	Symbol	min	min										Unit	
		max	t <sub>CK</sub>	1066	933	800	667	533	466 <sup>*5</sup>	400	333	266* <sup>5</sup>	200* <sup>5</sup>	
CKE Input Parameters														
CKE input setup time	•										t <sub>CK</sub> (avg)			




Figure 77 — LPDDR2-SX: Self-Refresh Operation

See Table 103 - LPDDR2 AC Timing Table in the  $\it JEDEC$   $\it Standard$   $\it JESD209-2B$ .

#### **PASS Condition**

The measured time interval between Clock Enable (CKE) setup time to respective clock crossing point shall be within the specification limit.

# **Measurement Algorithm**

- 1 Pre-condition the oscilloscope.
- **2** Triggered on either rising or falling edge of the Clock Enable signal under test.
- **3** Find all crossings on rising edge of the signal under test that cross Vih(ac).
- **4** Find all crossings on falling edge of the signal under test that cross Vil(ac).
- **5** For all the crossings found, locate the nearest rising Clock crossings on the right that cross 0V.
- **6** Take the time different of the signal under test's crossings to the corresponding clock crossing as tISCKE.
- 7 Collect all measured tISCKE.
- **8** Report the worst tISCKE measured as test result.

**9** Compare the test result to the compliance test limit.

## tIHCKE, CKE Input Hold Time Test

The purpose of this test is to verify that the time interval from Clock Enable signal (CKE rising/falling edge) hold time to the associated clock crossing edge must be within the conformance limit as specified in the JEDEC specification.

## **Signals of Interest**

Mode Supported: LPDDR2

Signal cycle of interest: WRITE

Require Read/Write separation: No

Signal(s) of Interest:

• Clock Enable Signal

Required Signals that are needed to perform this test on oscilloscope:

- Clock Enable Signal
- · Clock Signal

## **Test Definition Notes from the Specification**

Table 233 LPDDR2 AC Timing Table

Parameter	Symbol	min	min	in LPDDR2							Unit			
		max	t <sub>CK</sub>	1066	933	800	667	533	466 <sup>*5</sup>	400	333	266* <sup>5</sup>	200* <sup>5</sup>	
CKE Input Parameters														
CKE input hold time	tISCKE*3	min						0	.25					t <sub>CK</sub> (avg)




Figure 77 — LPDDR2-SX: Self-Refresh Operation

#### **Test References**

See Table 103 - LPDDR2 AC Timing Table in the JEDEC Standard JESD209-2B.

#### **PASS Condition**

The measured time interval between Clock Enable (CKE) hold time to respective clock crossing point shall be within the specification limit.

## **Measurement Algorithm**

- 1 Pre-condition the oscilloscope.
- 2 Triggered on either rising or falling edge of the Clock Enable signal under test.
- 3 Find all crossings on rising edge of the signal under test that cross Vil(dc).
- 4 Find all crossings on falling edge of the signal under test that cross Vih(dc).
- 5 For all the crossings found, locate the nearest rising Clock crossings on the left that cross OV.
- 6 Take the time different of the signal under test's crossings to the corresponding clock crossing as tIHCKE.
- 7 Collect all measured tIHCKE.
- **8** Report the worst tIHCKE measured as test result.

**9** Compare the test result to the compliance test limit.

## tISCKEb, CKE Input Setup Time (Boot Parameter) Test

The purpose of this test is to verify that the time interval from Clock Enable signal (CKE rising/falling edge) setup time to the associated clock crossing edge for boot parameter must be within the conformance limit as specified in the JEDEC specification.

## **Signals of Interest**

Mode Supported: LPDDR2

Signal cycle of interest: WRITE

Require Read/Write separation: No

Signal(s) of Interest:

• Clock Enable Signal

Required Signals that are needed to perform this test on oscilloscope:

- Clock Enable Signal
- Clock Signal

## **Test Definition Notes from the Specification**

Table 234 LPDDR2 AC Timing Table

Parameter	Symbol	min	min	LPDDR2									Unit	
		max	t <sub>CK</sub>	1066	066 933 800 667 533 466 <sup>*5</sup> 400 333 266 <sup>*5</sup> 200°							200* <sup>5</sup>		
		•		Boot	Parame	eters (1	0 MHz -	55 MH	lz) <sup>*8,10,1</sup>	1				
CKE input setup time	tISCKEb	min	-		2.5						ns			

## **Test References**

See Table 103 - LPDDR2 AC Timing Table in the JEDEC Standard JESD209-2B.

#### **PASS Condition**

The measured time interval between Clock Enable (CKE) setup time to respective clock crossing point shall be within the specification limit.

## **Measurement Algorithm**

- **1** Pre-condition the oscilloscope.
- **2** Triggered on either rising or falling edge of the Clock Enable signal under test.
- **3** Find all crossings on rising edge of the signal under test that cross Vih(ac).
- **4** Find all crossings on falling edge of the signal under test that cross Vil(ac).
- **5** For all the crossings found, locate the nearest rising Clock crossings on the right that cross 0V.
- **6** Take the time different of the signal under test's crossings to the corresponding clock crossing as tISCKEb.
- 7 Collect all measured tISCKEb.
- 8 Report the worst tISCKEb measured as test result.
- **9** Compare the test result to the compliance test limit.

# tlHCKEb, CKE Input Hold Time (Boot Parameter) Test

The purpose of this test is to verify that the time interval from Clock Enable signal (CKE rising/falling edge) hold time to the associated clock crossing edge for boot parameter must be within the conformance limit as specified in the JEDEC specification.

## Signals of Interest

Mode Supported: LPDDR2

Signal cycle of interest: WRITE

Require Read/Write separation: No

Signal(s) of Interest:

• Clock Enable Signal

Required Signals that are needed to perform this test on oscilloscope:

- Clock Enable Signal
- Clock Signal

## **Test Definition Notes from the Specification**

Table 235 LPDDR2 AC Timing Table

Parameter	Symbol	min	min	LPDDR2									Unit	
		max	t <sub>CK</sub>	1066	933	800	667	533	466 <sup>*5</sup>	400	333	266* <sup>5</sup>	200* <sup>5</sup>	
Boot Parameters (10 MHz - 55 MHz)*8,10,11														
CKE input hold time	tISCKEb	min			2.5					ns				

#### **Test References**


See Table 103 - LPDDR2 AC Timing Table in the JEDEC Standard JESD209-2B.

#### **PASS Condition**

The measured time interval between Clock Enable (CKE) hold time to respective clock crossing point shall be within the specification limit.

## **Measurement Algorithm**

- **1** Pre-condition the oscilloscope.
- **2** Triggered on either rising or falling edge of the Clock Enable signal under test.
- **3** Find all crossings on rising edge of the signal under test that cross Vil(dc).
- **4** Find all crossings on falling edge of the signal under test that cross Vih(dc).
- **5** For all the crossings found, locate the nearest rising Clock crossings on the left that cross 0V.
- **6** Take the time different of the signal under test's crossings to the corresponding clock crossing as tIHCKEb.
- 7 Collect all measured tIHCKEb.
- 8 Report the worst tIHCKEb measured as test result.
- **9** Compare the test result to the compliance test limit.



# 18 Custom Mode Read-Write Eye-Diagram Tests

Probing for Custom Mode Read-Write Eye Diagram Tests 478
User Defined Real-Time Eye Diagram Test for Read Cycle 482
User Defined Real-Time Eye Diagram Test for Write Cycle 484

This section provides the Methods of Implementation (MOIs) for Advanced Debug Mode Read-Write Eye-Diagram tests using an Agilent Infiniium oscilloscope, recommended InfiniiMax 116xA or 113xA probe amplifiers, differential solder-in probe head and the DDR2(+LP) Compliance Test Application.

# **Probing for Custom Mode Read-Write Eye Diagram Tests**

When performing the Custom Mode Read-Write Eye Diagram tests, the DDR2(+LP) Compliance Test Application will prompt you to make the proper connections as shown in Figure 32.




Figure 32 Probing for Custom Mode Read-Write Eye Diagram Tests

You can use any of the oscilloscope channels as the Pin Under Test (PUT) source channel. You can identify the channels used for each signal in the Configuration tab of the DDR2(+LP) Compliance Test Application. (The channels shown in Figure 32 are just examples).

For more information on the probe amplifiers and differential probe heads, see Chapter 20, "InfiniiMax Probing," starting on page 503.

#### **Test Procedure**

- 1 Start the automated test application as described in "Starting the DDR2(+LP) Compliance Test Application" on page 43.
- **2** Ensure that the RAM reliability test software is running on the computer systems where the DDR2/LPDDR2 Device Under Test (DUT) is attached. This software will perform a test on all the unused RAM on the system by producing repetitive bursts of read-write data signals to the DDR2/LPDDR2 memory.

- 3 Connect the differential solder-in probe head to the PUTs on the DDR2/LPDDR2 devices.
- Connect the oscilloscope probes to any of the oscilloscope channels.
- 5 In the DDR2(+LP) Test application, click the Set Up tab.
- Select Custom as the Test Mode option. This selection shows additional command buttons - Set Mask File and Derate Table File.




Figure 33 Selecting Custom Test Mode

7 Click the Set Mask File button to view or select test mask files for eye diagram tests.



Figure 34 Selecting Test Mask for Eye Diagram Tests

- **8** Advanced Debug Mode also allows you to type in the data rate of the DUT signal.
- **9** Type in or select the Device Identifier as well as the User Description from the drop-down list. Enter your comments in the Comments text box.

10 Click the Select Tests tab and check the tests you want to run. Check the parent node or group to check all the available tests within the group.




Figure 35 Selecting Advanced Debug Read-Write Eye-Diagram Tests

11 Follow the DDR2(+LP) Test application's task flow to set up the configuration options, run the tests and view the tests results.

## **User Defined Real-Time Eye Diagram Test for Read Cycle**

The Advanced Debug Mode Read-Write Eye Diagram test can be divided into two subtests. One of them is the User Defined Real-Time Eye Diagram Test for Read Cycle. There is no available specification on the eye test in JEDEC specifications. Mask testing is definable by the customers for their evaluation tests purpose. The purpose of this test is to automate all the required setup procedures in order to generate an eye diagram for the DDR2 data READ cycle. This additional feature of mask test allows you to perform evaluation and debugging on the created eye diagram. The test will show a fail status if the total failed waveforms is greater than 0.

## Signals of Interest

Mode Supported: DDR2, LPDDR2

Signal cycle of interest: READ

Signal(s) of Interest:

• Data Signal (supported by Data Strobe Signal)

Signals required to perform the test on the oscilloscope:

- Pin Under Test, PUT DQ Signal
- Supporting Pin DQS Signal

## **Measurement Algorithm**

- 1 Calculate the initial time scale value based on the selected DDR2 speed grade options.
- 2 Calculate the number of sampling points according to the time scale
- 3 Check for valid DQS input test signals by verifying the frequency and amplitude values.
- 4 Set up required scope settings.
  - a Enable 'Setup Time' measurement. Data - DQ channel (Rising/Falling Edge) Clock - DQS channel (Rising Edge)
  - **b** Set up the InfiniiScan 'Measurement' function. This is to separate the DDR2 read/write test data.

- 'Setup Time' range values for selected DDR2 speed grade option are calculated.
- c Set up the measurement threshold values for the DQx channel and the DQSx channel input.
- d Set up fix vertical scale values for the DQx channel and the DQSx channel input.
- e Turn on the Color Grade Display option.
- f Identify the X1 value for re-adjustment of the selected test mask.
- g Set up the Mask Test settings. Load the default Test Mask on screen.
- h Set up the Clock Recovery settings on SDA. Explicit clock, Source = DQS, Rise/Fall Edge
- i Turn on the Real-Time Eye on SDA.
- **5** Perform the Mask Testing.
  - a Set the termination condition of the mask test to 'Waveforms' with the number of waveforms to be acquired.
  - **b** Start the mask test.
- 6 Loop until the number of required waveforms are acquired.
- 7 Return the total failed waveforms as a test result.

## **User Defined Real-Time Eye Diagram Test for Write Cycle**

Just as in the previous test, there is no available specification on the eye diagram test in the JEDEC specifications for User Defined Real-Time Eye Diagram Test for Write Cycle. Mask testing is definable by the customers for their evaluation tests purpose. The purpose of this test is to automate all the required setup procedures in order to generate an eye diagram for the DDR2 data WRITE cycle. This additional feature of mask test allows you to perform evaluation and debugging on the created eye diagram. The test will show a fail status if the total failed waveforms is greater than 0.

## Signals of Interest

Mode Supported: DDR2, LPDDR2

Signal cycle of interest: WRITE

Signal(s) of Interest:

• Data Signal (supported by Data Strobe Signal)


Signals required to perform the test on the oscilloscope:

- Pin Under Test, PUT DQ Signal
- Supporting Pin DQS Signal

## **Measurement Algorithm**

- 1 Calculate the initial time scale value based on the selected DDR2 speed grade options.
- 2 Calculate the number of sampling points according to the time scale
- 3 Check for valid DQS input test signals by verifying the frequency and amplitude values.
- **4** Set up required scope settings.
  - a Enable 'Setup Time' measurement. Data - DQ channel (Rising/Falling Edge) Clock - DQS channel (Rising Edge)
  - b Set up the InfiniiScan 'Measurement' function. This is to separate the DDR2 read/write test data.

- 'Setup Time' range values for selected DDR2 speed grade option are calculated.
- c Set up measurement threshold values for the DQx channel and the DQSx channel input.
- d Set up fix vertical scale values for the DQx channel and the DQSx channel input.
- e Turn on the Color Grade Display option.
- f Identify the X1 value for re-adjustment of the selected test mask.
- g Set up the Mask Test settings. Load the default Test Mask on screen.
- h Set up the Clock Recovery settings on SDA. Explicit clock, Source = DQS, Rise/Fall Edge
- i Turn on the Real-Time Eye on SDA.
- **5** Perform the Mask Testing.
  - a Set the termination condition of the mask test to 'Waveforms' with the number of waveforms to be acquired.
  - **b** Start the mask test.
- 6 Loop until the number of required waveforms are acquired.
- 7 Return the total failed waveforms as a test result.



# 19 Calibrating the Infiniium Oscilloscope and Probe

Required Equipment for Oscilloscope Calibration 487
Internal Calibration 488
Required Equipment for Probe Calibration 491
Probe Calibration 492
Verifying the Probe Calibration 498

This section describes the Agilent Infiniium digital storage oscilloscope calibration procedures.

# **Required Equipment for Oscilloscope Calibration**

To calibrate the Infiniium oscilloscope in preparation for running the DDR2 automated tests, you need the following equipment:

- Keyboard, qty = 1, (provided with the Agilent Infiniium oscilloscope).
- Mouse, qty = 1, (provided with the Agilent Infiniium oscilloscope).
- Precision 3.5 mm BNC to SMA male adapter, Agilent p/n 54855-67604, qty = 2 (provided with the Agilent Infinium oscilloscope).
- Calibration cable (provided with the Agilent Infiniium oscilloscope). Use a good quality 50  $\Omega$  BNC cable.
- BNC shorting cap.




Figure 36 Accessories Provided with the Agilent Infiniium Oscilloscope

## **Internal Calibration**

This will perform an internal diagnostic and calibration cycle for the oscilloscope. For the Agilent oscilloscope, this is referred to as Calibration. This Calibration will take about 20 minutes. Perform the following steps:

- 1 Set up the oscilloscope with the following steps:
  - **a** Connect the keyboard, mouse, and power cord to the rear of the oscilloscope.
  - **b** Plug in the power cord.
  - **c** Turn on the oscilloscope by pressing the power button located on the lower left of the front panel.
  - **d** Allow the oscilloscope to warm up at least 30 minutes prior to starting the calibration procedure in step 3 below.

- **2** Locate and prepare the accessories that will be required for the internal calibration:
  - a Locate the BNC shorting cap.
  - **b** Locate the calibration cable.
  - c Locate the two Agilent precision SMA/BNC adapters.
  - **d** Attach one SMA adapter to the other end of the calibration cable hand tighten snugly.
  - Attach another SMA adapter to the other end of the calibration cable hand tighten snugly.
- **3** Referring to Figure 37 below, perform the following steps:
  - **a** Click on the Utilities>Calibration menu to open the Calibration dialog box.




Figure 37 Accessing the Calibration Menu

- **4** Referring to Figure 38 below, perform the following steps to start the calibration:
  - **b** Uncheck the Cal Memory Protect checkbox.
  - c Click the Start button to begin the calibration.




Figure 38 Oscilloscope Calibration Window

**d** During the calibration of channel 1, if you are prompted to perform a Time Scale Calibration, as shown in Figure 39 below.




Figure 39 Time Scale Calibration Dialog box

- **e** Click on the Std+Dflt button to continue the calibration, using the Factory default calibration factors.
- f When the calibration procedure is complete, you will be prompted with a Calibration Complete message window. Click the OK button to close this window.
- **g** Confirm that the Vertical and Trigger Calibration Status for all Channels passed.
- h Click the Close button to close the calibration window.
- i The internal calibration is completed.
- i Read NOTE below.

NOTE

These steps do not need to be performed every time a test is run. However, if the ambient temperature changes more than 5 degrees Celsius from the calibration temperature, this calibration should be performed again. The delta between the calibration temperature and the present operating temperature is shown in the Utilities>Calibration menu.

# **Required Equipment for Probe Calibration**

Before performing DDR2 tests you should calibrate the probes. Calibration of the solder-in probe heads consist of a vertical calibration and a skew calibration. The vertical calibration should be performed before the skew calibration. Both calibrations should be performed for best probe measurement performance.

The calibration procedure requires the following parts.

- BNC (male) to SMA (male) adaptor
- Deskew fixture
- 50  $\Omega$  SMA terminator

#### **Probe Calibration**

## **Connecting the Probe for Calibration**

For the following procedure, refer to Figure 40 below.

- 1 Connect BNC (male) to SMA (male) adaptor to the deskew fixture on the connector closest to the yellow pincher.
- 2 Connect the 50  $\Omega$  SMA terminator to the connector farthest from yellow pincher.
- 3 Connect the BNC side of the deskew fixture to the Aux Out BNC of the Infiniium oscilloscope.
- **4** Connect the probe to an oscilloscope channel.
- 5 To minimize the wear and tear on the probe head, it should be placed on a support to relieve the strain on the probe head cables.
- 6 Push down the back side of the yellow pincher. Insert the probe head resistor lead underneath the center of the yellow pincher and over the center conductor of the deskew fixture. The negative probe head resistor lead or ground lead must be underneath the yellow pincher and over one of the outside copper conductors (ground) of the deskew fixture. Make sure that the probe head is approximately perpendicular to the deskew fixture.
- **7** Release the yellow pincher.






Figure 40 Solder-in Probe Head Calibration Connection Example

## **Verifying the Connection**

- 1 On the Infiniium oscilloscope, press the autoscale button on the front panel.
- 2 Set the volts per division to 100 mV/div.
- 3 Set the horizontal scale to 1.00 ns/div.
- **4** Set the horizontal position to approximately 3 ns. You should see a waveform similar to that in Figure 41 below.




Figure 41 Good Connection Waveform Example

If you see a waveform similar to that of Figure 42 below, then you have a bad connection and should check all of your probe connections.




Figure 42 Bad Connection Waveform Example

## **Running the Probe Calibration and Deskew**

1 On the Infiniium oscilloscope in the Setup menu, select the channel connected to the probe, as shown in Figure 43.




Figure 43 Channel Setup Window.

2 In the Channel Setup dialog box, select the Probes... button, as shown in Figure 44.




Figure 44 Channel Dialog Box

3 In the Probe Setup dialog box, select the Calibrate Probe... button.




Figure 45 Probe Setup Window.

- **4** In the Probe Calibration dialog box, select the Calibrated Atten/Offset radio button.
- **5** Select the Start Atten/Offset Calibration... button and follow the on-screen instructions for the vertical calibration procedure.




Figure 46 Probe Calibration Window.

- **6** Once the vertical calibration has successfully completed, select the Calibrated Skew... button.
- **7** Select the Start Skew Calibration... button and follow the on-screen instructions for the skew calibration.

At the end of each calibration, the oscilloscope will prompt you if the calibration was or was not successful.

# **Verifying the Probe Calibration**

If you have successfully calibrated the probe, it is not necessary to perform this verification. However, if you want to verify that the probe was properly calibrated, the following procedure will help you verify the calibration.

The calibration procedure requires the following parts:

- BNC (male) to SMA (male) adaptor
- SMA (male) to BNC (female) adaptor
- BNC (male) to BNC (male) 12 inch cable such as the Agilent 8120-1838
- Agilent 54855-61620 calibration cable (Infinitum oscilloscopes with bandwidths of 6 Ghz and greater only)
- Agilent 54855-67604 precision 3.5 mm adaptors (Infiniium oscilloscopes with bandwidths of 6 Ghz and greater only)
- Deskew fixture

For the following procedure, refer to Figure 47.

- 1 Connect BNC (male) to SMA (male) adaptor to the deskew fixture on the connector closest to the yellow pincher.
- 2 Connect the SMA (male) to BNC (female) to the connector farthest from the yellow pincher.
- 3 Connect the BNC (male) to BNC (male) cable to the BNC connector on the deskew fixture to one of the unused oscilloscope channels. For infiniium oscilloscopes with bandwidths of 6 GHz and greater, use the 54855-61620 calibration cable and the two 54855-64604 precision 3.5 mm adaptors.
- 4 Connect the BNC side of the deskew fixture to the Aux Out BNC of the Infiniium oscilloscope.
- **5** Connect the probe to an oscilloscope channel.
- 6 To minimize the wear and tear on the probe head, it should be placed on a support to relieve the strain on the probe head cables.
- 7 Push down on the back side of the yellow pincher. Insert the probe head resistor lead underneath the center of the yellow pincher and over the center conductor of the deskew fixture. The negative probe head resistor lead or ground lead must be underneath the yellow pincher and over one of the outside copper conductors (ground) of the deskew fixture. Make sure that the probe head is approximately perpendicular to the deskew fixture.
- **8** Release the yellow pincher.
- **9** On the oscilloscope, press the autoscale button on the front panel.
- 10 Select Setup menu and choose the channel connected to the BNC cable from the pull-down menu.
- 11 Select the Probes... button.
- **12** Select the Configure Probe System button.
- 13 Select User Defined Probe from the pull-down menu.
- **14** Select the Calibrate Probe... button.

#### 19 Calibrating the Infiniium Oscilloscope and Probe

- 15 Select the Calibrated Skew radio button.
- 16 Once the skew calibration is completed, close all dialog boxes.




Figure 47 Probe Calibration Verification Connection Example

- 17 Select the Start Skew Calibration... button and follow the on-screen instructions.
- 18 Set the vertical scale for the displayed channels to 100 mV/div.
- 19 Set the horizontal range to 1.00 ns/div.
- 20 Set the horizontal position to approximately 3 ns.
- **21** Change the vertical position knobs of both channels until the waveforms overlap each other.
- 22 Select the Setup menu choose Acquisition... from the pull-down menu.
- 23 In the Acquisition Setup dialog box enable averaging. When you close the dialog box, you should see waveforms similar to that in Figure 48.




Figure 48 Calibration Probe Waveform Example

NOTE

Each probe is calibrated with the oscilloscope channel to which it is connected. Do not switch probes between channels or other oscilloscopes, or it will be necessary to calibrate them again. It is recommended that the probes be labeled with the channel on which they were calibrated.







Figure 49 1134A InfiniiMax Probe Amplifier

Agilent recommends 116xA or 113xA probe amplifiers, which range from 3.5 GHz to 12 GHz.

Agilent also recommends the E2677A differential solder-in probe head. Other probe head options include N5381A InfiniiMax II 12 GHz differential solder-in probe head, N5382A InfiniiMax II 12 GHz differential browser, E2675A InfiniiMax differential browser probe head, N5425A InfiniiMax ZIF probe head and N5426A ZIF Tips.



Figure 50 E2677A/N5381A Differential Solder-in Probe Head

Table 236 Probe Head Characteristics (with 1134A probe amplifier)

Probe Head	Model	Differential Measurement	Single-Ended Measurement
	Number	(BW, input C, input R)	(BW, input C, input R)
Differential Solder-in	E2677A	7 GHz, 0.27 pF, 50 kOhm	7 GHz, 0.44 pF, 25 kOhm

Used with 1168A or 1169A probe amplifier, the E2677A differential solder-in probe head provides 10 GHz and 12 GHz bandwidth respectively.

# Index

AC Differential Input Cross Point Voltage, 198, 200, 240, 246  AC Differential Input Voltage, 194, 196  AC Differential Output Cross Point Voltage, 222  Address and Control Input Hold Time, 430, 447  Address and Control Input Setup Time, 426, 434  Average Clock Period, 76, 79  Average High Pulse Width, 61  Average Low Pulse Width, 66	DOS Low-Impedance Time from CK/CK#, 280, 339  DOS Output Access Time from CK/CK #, 254, 258, 261, 264, 354, 411, 460  DOS-DO Skew for DOS and Associated DO Signals, 286  H  Half Period Jitter, 71  HTML report, 44	Probing for Data Strobe Timing Tests, 275 Probing for Data Timing Tests, 358 Probing for Differential Signals AC Input Parameters Tests, 192, 238, 244 Probing for Differential Signals AC Output Parameters Tests, 220 Probing for Measurement Clock Tests, 48 Probing for Overshoot/Undershoot Tests, 180 Probing for Single-Ended Signals AC Input Parameters Tests, 83, 136, 148, 160, 168
B BNC shorting cap, 487 BNC to SMA male adapter, 487  C calibrating the oscilloscope, 487 calibration cable, 487	in this book, 11 InfiniiScan software license, 10 Input Signal Minimum Slew Rate (Falling), 114, 116 Input Signal Minimum Slew Rate (Rising), 110, 112 internal calibration, 488	RAM reliability test software, 10 Read Cycle, 482 Read Postamble, 328 Read Preamble, 323 report, 44 required equipment and software, 10 required equipment for calibration, 487 results, 44 run tests, 44
Clock Period Jitter, 51 Clock Timing (CT) Tests, 249 computer motherboard system, 10 configure, 44 connect, 44 Cumulative Error, 57 Cycle to Cycle Period Jitter, 54  D  Data Strobe Timing (DST) Tests, 273 Data Timing Tests, 357 differential browser, 10 Differential DQ and DM Input Hold Time, 366, 384 Differential DQ and DM Input Setup Time, 361, 371	K keyboard, 10, 487  L license key, installing, 39  M Maximum AC Input Logic High, 86, 88, 90, 138, 140, 142, 144, 151, 153, 155, 157 Maximum DC Input Logic Low, 104, 106, 108 Minimum AC Input Logic Low, 98, 100, 102 Minimum DC Input Logic High, 92, 94, 96 mouse, 10, 487	select tests, 44 Serial Data Analysis and Clock Recovery software license, 10 Single-Ended DQ and DM Input Hold Time, 399, 406 Single-Ended DQ and DM Input Setup Time, 397, 401 SlewF, 114, 116 SlewR, 110, 112, 118, 120, 122, 124, 126, 128, 130, 132, 163, 165, 170, 172, 224, 226, 228, 230, 232, 234 start the DDR2 Compliance Test Application, 43
differential solder-in probe head, 10, 503 D0 Low-Impedance Time from CK/CK#, 283, 342, 345, 348, 414, 416 D0 Out High Impedance Time From CK/CK#, 277, 333, 336 D0 Output Access Time from CK/CK#, 252 D0/D0S Output Hold Time From D0S, 290 D0S Falling Edge Hold Time from CK, 311 D0S Falling Edge to CK Setup Time, 307 D0S Input High Pulse Width, 299 D0S Input Low Pulse Width, 303 D0S Latching Transition to Associated Clock Edge, 294, 351	O over/undershoot tests, 179  P precision 3.5 mm BNC to SMA male adapter, 487 probe calibration, 492 Probing for Clock Timing Tests, 250 Probing for Command Address Timing Tests, 424	tAC, 252 tCH(avg), 63, 66 tCK(avg), 76, 79 tCL(avg), 68, 71 tDH(base), 366, 384 tDH1(base), 399, 406 tDOSCK, 254 tDOSH, 299 tDOSL, 303 tDOSO, 286 tDOSS, 294, 351 tDS(base), 361, 371

#### Index

```
tDSH, 311
tDSS, 307
tERR(n per), 57, 61
tHZ(DQ), 277
tlH(base), 430, 447
tlS(base), 426, 434
tJIT(cc), 54
tJIT(duty), 73
tJIT(per), 51
tLZ(DQ), 283
tLZ(DQS), 280, 339
tQH, 290
tRPRE, 323
tRPST, 328
tWPRE, 319
tWPST, 315
U
User Defined Real-Time Eye Diagram Test, 482,
     484
V
VID(AC), 194, 196
VIH(AC), 86, 88, 90, 138, 140, 142, 144, 151,
     153, 155, 157
VIH(DC), 92, 94, 96
VIL(ac), 98, 100, 102
VIL(dc), 104, 106, 108
VIX(AC), 198
VOX, 222
W
Write Cycle, 484
Write Postamble, 315
Write Preamble, 319
Z
ZIF probe, 10
ZIF tips, 10
```