# **Gated Integrators and Boxcar Averagers**

*SR250* — *Gated integrator with gate width to 2 ns* 



- Gate width from 2 ns to 15 μs (expandable to 150 μs)
- Internal rate generator
- Active baseline subtraction
- Shot-by-shot output
- Gate output for precise gate timing
- Average 1 to 10,000 samples
- DC to 20 kHz repetition rate
- Low jitter (<20 ps + 0.01 % of delay)

• SR250 ... \$2990 (U.S. list)

# SR250 Gated Integrator

The SR250 Gated Integrator is a versatile, high-speed NIM module designed to recover fast analog signals from noisy backgrounds.

The SR250 consists of a gate generator, a fast gated integrator, and exponential averaging circuitry. The gate generator, triggered internally or externally, provides an adjustable delay from a few nanoseconds to 100 ms before it generates a continuously adjustable gate with a width between 2 ns and 15 µs. The gate delay can be set from the front panel or automatically scanned by applying a rear-panel control voltage. Scanning the gate allows the recovery of entire waveforms.

The fast gated integrator integrates the input signal during the gate. The output from the integrator is then normalized by the gate width to provide a voltage proportional to the average of the input signal during the sampling gate. This signal is further amplified and sampled by a low-droop sample-andhold amplifier, and output via a front-panel BNC connector. The last sample output provides a shot-by-shot analysis of the signal, and makes the instrument a particularly useful component in a computer data acquisition system.

## Triggering

The SR250 may be triggered internally or externally. The internal rate generator is continuously variable from 0.5 Hz to 20 kHz in nine ranges. The external trigger pulse may be as short as 5 ns, allowing the unit to be triggered with fast pulses from photodiodes and photomultipliers. Single shot and line triggering can also be selected.

## **Signal Inputs**

The sensitivity (Vin/Vout) of the instrument may be set from 1 V/V to 5 mV/V. If additional gain is required, the SR250 can be used with the SR240A preamplifier. The input is protected to 100 V and has a 1 M $\Omega$  input impedance. An input filter rejects unwanted signals before the input is sampled by the integrator. Unwanted DC input offsets are easily nulled with a 10-turn potentiometer.



phone: (408)744-9040 www.thinkSRS.com

### **Gate Timing**

The delay of the sample gate from the trigger is set by the delay multiplier and scale. The delay scale is multiplied by the setting on the 10-turn multiplier dial, allowing continuously adjustable delays from a few nanoseconds to 100 ms. The delay multiplier may also be changed from the rear-panel control voltage input—a useful feature in applications requiring a scanning gate. Zero to ten volts at this input overrides the front-panel 0 to  $10\times$  delay multiplier. Insertion delay from trigger to gate is only 25 ns, and gate-delay jitter is only 20 ps + 0.01 % of the full-scale delay.

The width of the sampling gate may be continuously adjusted from 2 ns to 15  $\mu$ s over eight width ranges. A simple modification of the unit allows gate widths of up to 150  $\mu$ s. The front-panel gate output provides a representation of the gate that can be overlayed with the signal on an oscilloscope to provide a precise display of the gate timing.

#### **Signal Outputs**

A moving exponential average of 1 to 10,000 samples can be selected from the front panel. This traditional averaging technique is useful for pulling small signals from noisy backgrounds. In the case of a random white noise background, the signal-to-noise ratio increases by the square root of the number of samples in the average. This allows a S/N improvement of up to a factor of 100 using this technique alone. If no averaging is desired, or if averaging is to be performed on a computer, the last sample output provides a voltage proportional to the average value of the input signal during the last gate period.

#### **Average Reset**


The reset button sets the average output to zero. The average may also be reset by a rear-panel logic input. The average reset input will accept a TTL signal or a switch closure to ground to reset the moving average output.

#### **Polarity Control and Active Baseline Subtraction**

The polarity of the last sample and averaged outputs is controlled by rear-panel toggle switches. Positive outputs can be selected for negative signals, and vice versa, allowing easy interfacing with unipolar analog-to-digital conversion systems. In addition to the traditional averaging modes, the SR250 possesses a unique Active Baseline Subtraction mode which allows you to actively cancel baseline drift. In the Active Baseline Subtraction mode, the SR250 is triggered at twice the source repetition rate. On alternate triggers (when the signal is not present) only the baseline is sampled, and the SR250 inverts the polarity of the last sample output before it is added to the moving average. Thus, any baseline drift not associated with the source will be subtracted out.

#### **Additional Outputs**

The signal input is passed on to the signal output by a length of coaxial cable for termination and for gate timing. It is delayed exactly 3.5 ns from the input, and can be terminated to optimize either signal gain or response time. The gate output provides a pulse synchronized with the internal gate





SR250 rear panel

Ordering Information SR250 Gated integrator

\$2990



phone: (408)744-9040 www.thinkSRS.com

# SR250 Specifications

When no ext. triggers are present,

Trigger		Droop rate	when no ext. triggers are present, $\frac{1}{2}$
Internal trigger	0.5 Hz to 20 kHz		droop rate is <1 % per minute (1 to 30 samples), and <0.01 %
Line trigger	The gate generator may be triggered		per minute (100 to $10,000$ samples).
Line trigger	from AC line with adjustable phase.	Average polarity and	Rear-panel switch sets polarity of
External trigger	1 M $\Omega$ input impedance. Trigger	baseline subtraction	LAST SAMPLE before it is added
Enternar trigger	threshold adjustable from 0.5 to 2 V.		to the average. Can also be used to
	Input protected to $\pm 100$ VDC.		invert polarity of average output. In
	Trigger pulse must be over threshold		TOGGLE position, every other
	for >5 ns with a rise time <1 $\mu$ s.		sample is subtracted from the
Manual trigger	The unit will trigger if trigger		average. By triggering at twice the
66	threshold is scanned through 0 VDC.		experiment's rep rate, baseline will
Trigger LED	LED blinks with each trigger.		be sampled on alternate triggers and
			subtracted from the average.
Delay		Toggle output	Rear-panel TTL signal changes state
			with each trigger. Output used with
Delay scale	1 ns to 10 ms		Active Baseline Subtraction feature
Delay multiplier	0 to $10 \times$ using 10-turn dial		to indicate if next sample will be
Insertion delay	25 ns		added to, or subtracted from, the
Accuracy	2 ns or 5% of full-scale delay,		moving average. Toggle output
<b>T</b>	whichever is larger	Denot he then	can drive $50 \Omega$ loads to +2 VDC.
Jitter	<20 ps or 0.01 % of full-scale delay,	Reset button	Resets average to zero
Ent. dalars control	whichever is larger	Remote reset	Rear-panel input resets average with a TTL low or switch closure.
Ext. delay control	Rear-panel 0 to 10 VDC input over- rides front-panel delay multiplier.		a TTL low of switch closure.
	Used by SR200 / SR245 to scan gate.	Signal Input and Out	:put
	Used by SK2007 SK245 to scall gate.	Signal input and out	put
Gate Width		Signal input	1 M $\Omega$ input impedance, ±2 VDC
		B B F F	usable range, protected to 100 VDC.
Width scale	1, 3, 10, 30, 100, 300 ns, 1, 3 µs		Input offset drift <0.5 mV/hr. after
Width multiplier	Adjustable from $1 \times$ to $5 \times$		20 min. warm-up. Shot noise at
Width accuracy	2 ns or 20% of full scale,		input <0.5 mV. Coherent pickup
2	whichever is greater		<5 mV (easily cancelled with offset
Minimum width	2 ns, FWHM		knob in fixed gate applications).
		Signal output	SIGNAL OUTPUT is the input
Signal			signal delayed by 3.5 ns. (Used to
			terminate input signal and to time
Sensitivity (V <sub>in</sub> /V <sub>out</sub> )	1  V/V to $5  mV/V$ in a 1-2-5 seq.		gate with respect to signal output.)
Accuracy	3% for gate widths >10 ns,		
<b>D</b> 11	decreasing to 50% for a 2 ns gate		
Filter		Gate and Busy Outpu	ıts
	DC coupled, or AC coupled above		
	DC coupled, or AC coupled above 10 Hz or 10 kHz	Gate and Busy Outpu Gate output	200 mV pulse marks exact position
Offset control	DC coupled, or AC coupled above 10 Hz or 10 kHz ±0.4 VDC using 10-turn dial		200 mV pulse marks exact position of gate with respect to signal output.
Offset control Over range LED	DC coupled, or AC coupled above 10 Hz or 10 kHz ±0.4 VDC using 10-turn dial Indicates input is >2 VDC or LAST	Gate output	200 mV pulse marks exact position of gate with respect to signal output. $\pm 1$ ns accuracy (50 $\Omega$ load)
	DC coupled, or AC coupled above 10 Hz or 10 kHz ±0.4 VDC using 10-turn dial		200 mV pulse marks exact position of gate with respect to signal output. $\pm 1$ ns accuracy (50 $\Omega$ load) TTL signal indicates output data is
Over range LED	DC coupled, or AC coupled above 10 Hz or 10 kHz ±0.4 VDC using 10-turn dial Indicates input is >2 VDC or LAST	Gate output	200 mV pulse marks exact position of gate with respect to signal output. $\pm 1$ ns accuracy (50 $\Omega$ load) TTL signal indicates output data is ready. High from trigger signal until
	DC coupled, or AC coupled above 10 Hz or 10 kHz ±0.4 VDC using 10-turn dial Indicates input is >2 VDC or LAST	Gate output	200 mV pulse marks exact position of gate with respect to signal output. $\pm 1$ ns accuracy (50 $\Omega$ load) TTL signal indicates output data is ready. High from trigger signal until unit is ready for next trigger (45 $\mu$ s
Over range LED Last Sample	DC coupled, or AC coupled above 10 Hz or 10 kHz ±0.4 VDC using 10-turn dial Indicates input is >2 VDC or LAST SAMPLE is greater than 10 VDC	Gate output	200 mV pulse marks exact position of gate with respect to signal output. $\pm 1$ ns accuracy (50 $\Omega$ load) TTL signal indicates output data is ready. High from trigger signal until unit is ready for next trigger (45 $\mu$ s min., longer for long delays or gate
Over range LED	DC coupled, or AC coupled above 10 Hz or 10 kHz ±0.4 VDC using 10-turn dial Indicates input is >2 VDC or LAST SAMPLE is greater than 10 VDC ±10 VDC, 10 mA (20 mA short	Gate output	200 mV pulse marks exact position of gate with respect to signal output. $\pm 1$ ns accuracy (50 $\Omega$ load) TTL signal indicates output data is ready. High from trigger signal until unit is ready for next trigger (45 $\mu$ s
Over range LED Last Sample Output	DC coupled, or AC coupled above 10 Hz or 10 kHz ±0.4 VDC using 10-turn dial Indicates input is >2 VDC or LAST SAMPLE is greater than 10 VDC ±10 VDC, 10 mA (20 mA short circuit limit), impedance <1 Ω	Gate output	200 mV pulse marks exact position of gate with respect to signal output. $\pm 1$ ns accuracy (50 $\Omega$ load) TTL signal indicates output data is ready. High from trigger signal until unit is ready for next trigger (45 $\mu$ s min., longer for long delays or gate
Over range LED Last Sample Output Polarity switch	DC coupled, or AC coupled above 10 Hz or 10 kHz ±0.4 VDC using 10-turn dial Indicates input is >2 VDC or LAST SAMPLE is greater than 10 VDC ±10 VDC, 10 mA (20 mA short circuit limit), impedance <1 Ω Inverts LAST SAMPLE output	Gate output Busy output	200 mV pulse marks exact position of gate with respect to signal output. $\pm 1$ ns accuracy (50 $\Omega$ load) TTL signal indicates output data is ready. High from trigger signal until unit is ready for next trigger (45 $\mu$ s min., longer for long delays or gate
Over range LED Last Sample Output	DC coupled, or AC coupled above 10 Hz or 10 kHz $\pm 0.4$ VDC using 10-turn dial Indicates input is >2 VDC or LAST SAMPLE is greater than 10 VDC $\pm 10$ VDC, 10 mA (20 mA short circuit limit), impedance <1 $\Omega$ Inverts LAST SAMPLE output 95% (no more than 5% of the	Gate output Busy output	200 mV pulse marks exact position of gate with respect to signal output. $\pm 1$ ns accuracy (50 $\Omega$ load) TTL signal indicates output data is ready. High from trigger signal until unit is ready for next trigger (45 $\mu$ s min., longer for long delays or gate
Over range LED Last Sample Output Polarity switch	DC coupled, or AC coupled above 10 Hz or 10 kHz ±0.4 VDC using 10-turn dial Indicates input is >2 VDC or LAST SAMPLE is greater than 10 VDC ±10 VDC, 10 mA (20 mA short circuit limit), impedance <1 Ω Inverts LAST SAMPLE output	Gate output Busy output General	200 mV pulse marks exact position of gate with respect to signal output. $\pm 1$ ns accuracy (50 $\Omega$ load) TTL signal indicates output data is ready. High from trigger signal until unit is ready for next trigger (45 $\mu$ s min., longer for long delays or gate widths). Drives 50 $\Omega$ load to 2 VDC.
Over range LED Last Sample Output Polarity switch	DC coupled, or AC coupled above 10 Hz or 10 kHz $\pm 0.4$ VDC using 10-turn dial Indicates input is >2 VDC or LAST SAMPLE is greater than 10 VDC $\pm 10$ VDC, 10 mA (20 mA short circuit limit), impedance <1 $\Omega$ Inverts LAST SAMPLE output 95% (no more than 5% of the	Gate output Busy output General	200 mV pulse marks exact position of gate with respect to signal output. $\pm 1$ ns accuracy (50 $\Omega$ load) TTL signal indicates output data is ready. High from trigger signal until unit is ready for next trigger (45 $\mu$ s min., longer for long delays or gate widths). Drives 50 $\Omega$ load to 2 VDC. +24 V/135 mA, +12 V/380 mA,
Over range LED Last Sample Output Polarity switch Responsivity	DC coupled, or AC coupled above 10 Hz or 10 kHz $\pm 0.4$ VDC using 10-turn dial Indicates input is >2 VDC or LAST SAMPLE is greater than 10 VDC $\pm 10$ VDC, 10 mA (20 mA short circuit limit), impedance <1 $\Omega$ Inverts LAST SAMPLE output 95% (no more than 5% of the previous last sample remains)	Gate output Busy output <b>General</b> Power supplies	200 mV pulse marks exact position of gate with respect to signal output. $\pm 1$ ns accuracy (50 $\Omega$ load) TTL signal indicates output data is ready. High from trigger signal until unit is ready for next trigger (45 $\mu$ s min., longer for long delays or gate widths). Drives 50 $\Omega$ load to 2 VDC. +24 V/135 mA, +12 V/380 mA, -12 V/230 mA, -24 V/150 mA. 14 W. Power from a standard NIM crate (SR280).
Over range LED Last Sample Output Polarity switch Responsivity Averaging Type	DC coupled, or AC coupled above 10 Hz or 10 kHz $\pm 0.4$ VDC using 10-turn dial Indicates input is >2 VDC or LAST SAMPLE is greater than 10 VDC $\pm 10$ VDC, 10 mA (20 mA short circuit limit), impedance <1 $\Omega$ Inverts LAST SAMPLE output 95% (no more than 5% of the previous last sample remains) Exponential moving average	Gate output Busy output General Power supplies Mechanical	200 mV pulse marks exact position of gate with respect to signal output. $\pm 1$ ns accuracy (50 $\Omega$ load) TTL signal indicates output data is ready. High from trigger signal until unit is ready for next trigger (45 $\mu$ s min., longer for long delays or gate widths). Drives 50 $\Omega$ load to 2 VDC. +24 V/135 mA, +12 V/380 mA, -12 V/230 mA, -24 V/150 mA. 14 W. Power from a standard NIM crate (SR280). Dual-width NIM enclosure
Over range LED Last Sample Output Polarity switch Responsivity Averaging	DC coupled, or AC coupled above 10 Hz or 10 kHz $\pm 0.4$ VDC using 10-turn dial Indicates input is >2 VDC or LAST SAMPLE is greater than 10 VDC $\pm 10$ VDC, 10 mA (20 mA short circuit limit), impedance <1 $\Omega$ Inverts LAST SAMPLE output 95% (no more than 5% of the previous last sample remains) Exponential moving average 1, 3, 10, 30, to 10,000	Gate output Busy output General Power supplies Mechanical Dimensions	200 mV pulse marks exact position of gate with respect to signal output. $\pm 1$ ns accuracy (50 $\Omega$ load) TTL signal indicates output data is ready. High from trigger signal until unit is ready for next trigger (45 $\mu$ s min., longer for long delays or gate widths). Drives 50 $\Omega$ load to 2 VDC. +24 V/135 mA, +12 V/380 mA, -12 V/230 mA, -24 V/150 mA. 14 W. Power from a standard NIM crate (SR280). Dual-width NIM enclosure 2.7" × 8.174" × 11.5" (WHD)
Over range LED Last Sample Output Polarity switch Responsivity Averaging Type Number of samples	DC coupled, or AC coupled above 10 Hz or 10 kHz $\pm 0.4$ VDC using 10-turn dial Indicates input is >2 VDC or LAST SAMPLE is greater than 10 VDC $\pm 10$ VDC, 10 mA (20 mA short circuit limit), impedance <1 $\Omega$ Inverts LAST SAMPLE output 95% (no more than 5% of the previous last sample remains) Exponential moving average 1, 3, 10, 30, to 10,000 LAST is selected for no averaging	Gate output Busy output General Power supplies Mechanical	200 mV pulse marks exact position of gate with respect to signal output. $\pm 1$ ns accuracy (50 $\Omega$ load) TTL signal indicates output data is ready. High from trigger signal until unit is ready for next trigger (45 $\mu$ s min., longer for long delays or gate widths). Drives 50 $\Omega$ load to 2 VDC. +24 V/135 mA, +12 V/380 mA, -12 V/230 mA, -24 V/150 mA. 14 W. Power from a standard NIM crate (SR280). Dual-width NIM enclosure 2.7" × 8.174" × 11.5" (WHD) One year parts and labor on defects
Over range LED Last Sample Output Polarity switch Responsivity Averaging Type	DC coupled, or AC coupled above 10 Hz or 10 kHz $\pm 0.4$ VDC using 10-turn dial Indicates input is >2 VDC or LAST SAMPLE is greater than 10 VDC $\pm 10$ VDC, 10 mA (20 mA short circuit limit), impedance <1 $\Omega$ Inverts LAST SAMPLE output 95% (no more than 5% of the previous last sample remains) Exponential moving average 1, 3, 10, 30, to 10,000 LAST is selected for no averaging $\pm 10$ VDC full scale, 10 mA (20 mA	Gate output Busy output General Power supplies Mechanical Dimensions	200 mV pulse marks exact position of gate with respect to signal output. $\pm 1$ ns accuracy (50 $\Omega$ load) TTL signal indicates output data is ready. High from trigger signal until unit is ready for next trigger (45 $\mu$ s min., longer for long delays or gate widths). Drives 50 $\Omega$ load to 2 VDC. +24 V/135 mA, +12 V/380 mA, -12 V/230 mA, -24 V/150 mA. 14 W. Power from a standard NIM crate (SR280). Dual-width NIM enclosure 2.7" × 8.174" × 11.5" (WHD)
Over range LED Last Sample Output Polarity switch Responsivity Averaging Type Number of samples	DC coupled, or AC coupled above 10 Hz or 10 kHz $\pm 0.4$ VDC using 10-turn dial Indicates input is >2 VDC or LAST SAMPLE is greater than 10 VDC $\pm 10$ VDC, 10 mA (20 mA short circuit limit), impedance <1 $\Omega$ Inverts LAST SAMPLE output 95% (no more than 5% of the previous last sample remains) Exponential moving average 1, 3, 10, 30, to 10,000 LAST is selected for no averaging	Gate output Busy output General Power supplies Mechanical Dimensions	200 mV pulse marks exact position of gate with respect to signal output. $\pm 1$ ns accuracy (50 $\Omega$ load) TTL signal indicates output data is ready. High from trigger signal until unit is ready for next trigger (45 $\mu$ s min., longer for long delays or gate widths). Drives 50 $\Omega$ load to 2 VDC. +24 V/135 mA, +12 V/380 mA, -12 V/230 mA, -24 V/150 mA. 14 W. Power from a standard NIM crate (SR280). Dual-width NIM enclosure 2.7" × 8.174" × 11.5" (WHD) One year parts and labor on defects

T

Droop rate



Trigger

phone: (408)744-9040 www.thinkSRS.com