



**AOU402, AOU402L (Lead-Free)**  
**N-Channel Enhancement Mode Field Effect Transistor**


**General Description**

The AOU402 uses advanced trench technology and design to provide excellent  $R_{DS(ON)}$  with low gate charge. This device is suitable for use in PWM, load switching and general purpose applications.


**Features**

- $V_{DS}$  (V) = 30V
- $I_D$  = 18 A
- $R_{DS(ON)} < 15.5 \text{ m}\Omega$  ( $V_{GS} = 20V$ )
- $R_{DS(ON)} < 19 \text{ m}\Omega$  ( $V_{GS} = 10V$ )
- $R_{DS(ON)} < 44.5 \text{ m}\Omega$  ( $V_{GS} = 4.5V$ )

TO-251



Top View  
Drain Connected to Tab



**Absolute Maximum Ratings**  $T_A=25^\circ\text{C}$  unless otherwise noted

Parameter	Symbol	Maximum	Units
Drain-Source Voltage	$V_{DS}$	30	V
Gate-Source Voltage	$V_{GS}$	$\pm 25$	V
Continuous Drain Current <sup>G</sup>	$I_D$	$T_C=25^\circ\text{C}$	18
		$T_C=100^\circ\text{C}$	12
Pulsed Drain Current <sup>C</sup>	$I_{DM}$	40	A
Avalanche Current <sup>C</sup>	$I_{AR}$	18	A
Repetitive avalanche energy $L=0.1\text{mH}$ <sup>C</sup>	$E_{AR}$	16	mJ
Power Dissipation <sup>B</sup>	$P_D$	$T_C=25^\circ\text{C}$	60
		$T_C=100^\circ\text{C}$	30
Power Dissipation <sup>A</sup>	$P_{DSM}$	$T_A=25^\circ\text{C}$	2.5
		$T_A=70^\circ\text{C}$	1.6
Junction and Storage Temperature Range	$T_J, T_{STG}$	-55 to 175	$^\circ\text{C}$

**Thermal Characteristics**

Parameter	Symbol	Typ	Max	Units
Maximum Junction-to-Ambient <sup>A</sup>	$R_{\theta JA}$	$t \leq 10\text{s}$	16.7	$^\circ\text{C/W}$
Maximum Junction-to-Ambient <sup>A</sup>		Steady-State	40	$^\circ\text{C/W}$
Maximum Junction-to-Case <sup>B</sup>	$R_{\theta JC}$	1.9	2.5	$^\circ\text{C/W}$

**Electrical Characteristics (T<sub>J</sub>=25°C unless otherwise noted)**

Symbol	Parameter	Conditions	Min	Typ	Max	Units
<b>STATIC PARAMETERS</b>						
BV <sub>DSS</sub>	Drain-Source Breakdown Voltage	I <sub>D</sub> =250μA, V <sub>GS</sub> =0V	30			V
I <sub>DSS</sub>	Zero Gate Voltage Drain Current	V <sub>DS</sub> =24V, V <sub>GS</sub> =0V T <sub>J</sub> =55°C			1 5	μA
I <sub>GSS</sub>	Gate-Body leakage current	V <sub>DS</sub> =0V, V <sub>GS</sub> =±25V			100	nA
V <sub>GS(th)</sub>	Gate Threshold Voltage	V <sub>DS</sub> =V <sub>GS</sub> , I <sub>D</sub> =250μA	1	2.4	3	V
I <sub>D(ON)</sub>	On state drain current	V <sub>GS</sub> =10V, V <sub>DS</sub> =5V	40			A
R <sub>DS(ON)</sub>	Static Drain-Source On-Resistance	V <sub>GS</sub> =20V, I <sub>D</sub> =18A T <sub>J</sub> =125°C		12 17.5	15.5 21.5	mΩ
		V <sub>GS</sub> =10V, I <sub>D</sub> =18A		15.5	19	
		V <sub>GS</sub> =4.5V, I <sub>D</sub> =6A		36	44.5	mΩ
g <sub>FS</sub>	Forward Transconductance	V <sub>DS</sub> =5V, I <sub>D</sub> =18A		24		S
V <sub>SD</sub>	Diode Forward Voltage	I <sub>S</sub> =18A, V <sub>GS</sub> =0V		0.8	1	V
I <sub>S</sub>	Maximum Body-Diode Continuous Current				18	A
<b>DYNAMIC PARAMETERS</b>						
C <sub>iss</sub>	Input Capacitance	V <sub>GS</sub> =0V, V <sub>DS</sub> =15V, f=1MHz		769		pF
C <sub>oss</sub>	Output Capacitance			185		pF
C <sub>rss</sub>	Reverse Transfer Capacitance			131		pF
R <sub>g</sub>	Gate resistance	V <sub>GS</sub> =0V, V <sub>DS</sub> =0V, f=1MHz		0.7		Ω
<b>SWITCHING PARAMETERS</b>						
Q <sub>g(10V)</sub>	Total Gate Charge	V <sub>GS</sub> =10V, V <sub>DS</sub> =10V, I <sub>D</sub> =18A		15.9		nC
Q <sub>gs</sub>	Gate Source Charge			2.44		nC
Q <sub>gd</sub>	Gate Drain Charge			4.92		nC
t <sub>D(on)</sub>	Turn-On DelayTime	V <sub>GS</sub> =10V, V <sub>DS</sub> =15V, I <sub>D</sub> =18A, R <sub>L</sub> =0.82Ω, R <sub>GEN</sub> =3Ω		6.2		ns
t <sub>r</sub>	Turn-On Rise Time			10.9		ns
t <sub>D(off)</sub>	Turn-Off DelayTime			16		ns
t <sub>f</sub>	Turn-Off Fall Time			4.8		ns
t <sub>rr</sub>	Body Diode Reverse Recovery Time	I <sub>F</sub> =18A, di/dt=100A/μs		18		ns
Q <sub>rr</sub>	Body Diode Reverse Recovery Charge	I <sub>F</sub> =18A, di/dt=100A/μs		8.1		nC

A: The value of R<sub>θJA</sub> is measured with the device mounted on 1 in<sup>2</sup> FR-4 board with 2oz. Copper, in a still air environment with T<sub>A</sub>=25°C. The Power dissipation P<sub>DSM</sub> is based on R<sub>θJA</sub> and the maximum allowed junction temperature of 150°C. The value in any a given application depends on the user's specific board design, and the maximum temperature fo 175°C may be used if the PCB allows it.

B: The power dissipation P<sub>D</sub> is based on T<sub>J(MAX)</sub>=175°C, using junction-to-case thermal resistance, and is more useful in setting the upper dissipation limit for cases where additional heatsinking is used.

C: Repetitive rating, pulse width limited by junction temperature T<sub>J(MAX)</sub>=175°C.

D: The R<sub>θJA</sub> is the sum of the thermal impedance from junction to case R<sub>θJC</sub> and case to ambient.

E: The static characteristics in Figures 1 to 6 are obtained using <300 μs pulses, duty cycle 0.5% max.

F: These tests are performed with the device mounted on 1 in<sup>2</sup> FR-4 board with 2oz. Copper, in a still air environment with T<sub>A</sub>=25°C. The SOA curve provides a single pulse rating.

G: The maximum current rating is limited by bond-wires.