June 2004



## AOU402, AOU402L (Lead-Free) N-Channel Enhancement Mode Field Effect Transistor

## **General Description**

The AOU402 uses advanced trench technology and design to provide excellent  $R_{\text{DS(ON)}}$  with low gate charge. This device is suitable for use in PWM, laod switching and general purpose applications.

## **Features**


 $V_{DS}(V) = 30V$ 


 $I_{D} = 18 A$ 

 $R_{DS(ON)} < 15.5 \text{ m}\Omega (V_{GS} = 20V)$ 

 $R_{DS(ON)} < 19 \text{ m} \Omega (V_{GS} = 10V)$ 

 $R_{DS(ON)} < 44.5 \text{ m}\Omega \text{ (V}_{GS} = 4.5 \text{V)}$ 





Absolute Maximum Ratings, T <sub>A</sub> =25°C unless otherwise noted							
Parameter		Symbol	Maximum	Units			
Drain-Source Voltage		$V_{DS}$	30	V			
Gate-Source Voltage		$V_{GS}$	±25	V			
Continuous Drain	T <sub>C</sub> =25°C		18				
Current <sup>G</sup>	T <sub>C</sub> =100°C	$I_{D}$	12	Α			
Pulsed Drain Current <sup>C</sup>		I <sub>DM</sub>	40				
Avalanche Current <sup>C</sup>		I <sub>AR</sub>	18	Α			
Repetitive avalanche energy L=0.1mH <sup>C</sup>		E <sub>AR</sub>	16	mJ			
	T <sub>C</sub> =25°C	D	60	W			
Power Dissipation <sup>B</sup>	T <sub>C</sub> =100°C	-P <sub>D</sub>	30	VV			
	T <sub>A</sub> =25°C	D	2.5	W			
Power Dissipation <sup>A</sup>	T <sub>A</sub> =70°C	P <sub>DSM</sub>	1.6	VV			
Junction and Storage Temperature Range		$T_J$ , $T_{STG}$	-55 to 175	°C			

Thermal Characteristics								
Parameter		Symbol	Тур Мах		Units			
Maximum Junction-to-Ambient A	t ≤ 10s	$R_{ heta JA}$	16.7	25	°C/W			
Maximum Junction-to-Ambient A	Steady-State	IN <sub>θ</sub> JA	40	50	°C/W			
Maximum Junction-to-Case <sup>B</sup>	Steady-State	$R_{\theta JC}$	1.9	2.5	°C/W			

## Electrical Characteristics (T<sub>J</sub>=25°C unless otherwise noted)

Symbol	Parameter	Conditions		Min	Тур	Max	Units
STATIC F	PARAMETERS						
BV <sub>DSS</sub>	Drain-Source Breakdown Voltage	I <sub>D</sub> =250μA, V <sub>GS</sub> =0V		30			V
I <sub>DSS</sub>	Zero Gate Voltage Drain Current	V <sub>DS</sub> =24V, V <sub>GS</sub> =0V				1	
			T <sub>J</sub> =55°C			5	μА
$I_{GSS}$	Gate-Body leakage current	$V_{DS}$ =0V, $V_{GS}$ =±25V				100	nA
$V_{GS(th)}$	Gate Threshold Voltage	$V_{DS}=V_{GS}$ , $I_{D}=250\mu A$		1	2.4	3	V
$I_{D(ON)}$	On state drain current	V <sub>GS</sub> =10V, V <sub>DS</sub> =5V		40			Α
R <sub>DS(ON)</sub>	Static Drain-Source On-Resistance	$V_{GS}$ =20V, $I_D$ =18A			12	15.5	mΩ
			T <sub>J</sub> =125°C		17.5	21.5	
		$V_{GS}$ =10V, $I_{D}$ =18A			15.5	19	
		$V_{GS}$ =4.5V, $I_{D}$ =6A		36	44.5	mΩ	
<b>g</b> FS	Forward Transconductance	V <sub>DS</sub> =5V, I <sub>D</sub> =18A			24		S
$V_{SD}$	Diode Forward Voltage	I <sub>S</sub> =18A, V <sub>GS</sub> =0V			0.8	1	V
Is	Maximum Body-Diode Continuous Current					18	Α
DYNAMIC	PARAMETERS						
C <sub>iss</sub>	Input Capacitance	V <sub>GS</sub> =0V, V <sub>DS</sub> =15V, f=1MHz			769		pF
C <sub>oss</sub>	Output Capacitance				185		pF
C <sub>rss</sub>	Reverse Transfer Capacitance				131		pF
$R_g$	Gate resistance	V <sub>GS</sub> =0V, V <sub>DS</sub> =0V, f=1MHz			0.7		Ω
SWITCHI	NG PARAMETERS						
$Q_{g(10V)}$	Total Gate Charge	V <sub>GS</sub> =10V, V <sub>DS</sub> =10V, I <sub>D</sub> =18A			15.9		nC
$Q_{gs}$	Gate Source Charge				2.44		nC
$Q_{gd}$	Gate Drain Charge				4.92		nC
t <sub>D(on)</sub>	Turn-On DelayTime				6.2		ns
t <sub>r</sub>	Turn-On Rise Time	$V_{GS}$ =10V, $V_{DS}$ =15V, $I_{D}$ =18A, $R_{L}$ =0.82 $\Omega$ , $R_{GEN}$ =3 $\Omega$			10.9		ns
$t_{D(off)}$	Turn-Off DelayTime				16		ns
t <sub>f</sub>	Turn-Off Fall Time				4.8		ns
t <sub>rr</sub>	Body Diode Reverse Recovery Time	I <sub>F</sub> =18A, dI/dt=100A/μs			18		ns
Q <sub>rr</sub>	Body Diode Reverse Recovery Charge	I <sub>F</sub> =18A, dI/dt=100A/μs			8.1		nC

A: The value of R  $_{\theta JA}$  is measured with the device mounted on 1 in  $^2$  FR-4 board with 2oz. Copper, in a still air environment with T  $_A$  =25°C. The Power dissipation P $_{DSM}$  is based on R  $_{\theta JA}$  and the maximum allowed junction temperature of 150°C. The value in any a given application depends on the user's specific board design, and the maximum temperature fo 175°C may be used if the PCB allows it.

B. The power dissipation  $P_D$  is based on  $T_{J(MAX)}$ =175°C, using junction-to-case thermal resistance, and is more useful in setting the upper dissipation limit for cases where additional heatsinking is used.

C: Repetitive rating, pulse width limited by junction temperature T  $_{\text{J(MAX)}}$ =175 $^{\circ}$ C.

D. The R  $_{\theta JA}$  is the sum of the thermal impedence from junction to case R  $_{\theta JC}$  and case to ambient.

E. The static characteristics in Figures 1 to 6 are obtained using <300  $\,\mu s$  pulses, duty cycle 0.5% max.

F. These tests are performed with the device mounted on 1 in  $^2$  FR-4 board with 2oz. Copper, in a still air environment with T  $_A$ =25°C. The SOA curve provides a single pulse rating.

G. The maximum current rating is limited by bond-wires.