ALPHA & OMEGA SEMICONDUCTOR, LTD.

June 2004

AOU402, AOU402L (Lead-Free)
N-Channel Enhancement Mode Field Effect Transistor

General Description

The AOU402 uses advanced trench technology and design to provide excellent $R_{DS(ON)}$ with low gate charge. This device is suitable for use in PWM, laod switching and general purpose applications.

Features

V_{DS} (V) = 30V
I_D = 18 A
$R_{DS(ON)}$ < 15.5 mΩ (V_{GS} = 20V)
$R_{DS(ON)}$ < 19 mΩ (V_{GS} = 10V)
$R_{DS(ON)}$ < 44.5 mΩ (V_{GS} = 4.5V)

TO-251



Top View
Drain Connected
to Tab



Preliminary

Absolute Maximum Ratings T_A=25°C unless otherwise noted

Parameter		Symbol	Maximum	Units
Drain-Source Voltage		V_{DS}	30	V
Gate-Source Voltage		V_{GS}	±25	V
Continuous Drain Current [G]	T_C=25°C	I_D	18	A
	T_C=100°C		12	
Pulsed Drain Current [C]		I_{DM}	40	
Avalanche Current [C]		I_{AR}	18	A
Repetitive avalanche energy L=0.1mH [C]		E_{AR}	16	mJ
Power Dissipation [B]	T_C=25°C	P_D	60	W
	T_C=100°C		30	
Power Dissipation [A]	T_A=25°C	P_{DSM}	2.5	W
	T_A=70°C		1.6	
Junction and Storage Temperature Range		T_J, T_{STG}	-55 to 175	°C

Thermal Characteristics

Parameter		Symbol	Typ	Max	Units
Maximum Junction-to-Ambient [A]	t ≤ 10s	$R_{\theta JA}$	16.7	25	°C/W
Maximum Junction-to-Ambient [A]	Steady-State		40	50	°C/W
Maximum Junction-to-Case [B]	Steady-State	$R_{\theta JC}$	1.9	2.5	°C/W

Electrical Characteristics (T_J=25°C unless otherwise noted)

Symbol	Parameter	Conditions	Min	Typ	Max	Units
STATIC PARAMETERS						
BV_{DSS}	Drain-Source Breakdown Voltage	I_D=250µA, V_{GS}=0V	30			V
I_{DSS}	Zero Gate Voltage Drain Current	V_{DS}=24V, V_{GS}=0V			1	µA
		T_J=55°C			5	
I_{GSS}	Gate-Body leakage current	V_{DS}=0V, V_{GS}=±25V			100	nA
$V_{GS(th)}$	Gate Threshold Voltage	V_{DS}=V_{GS}, I_D=250µA	1	2.4	3	V
$I_{D(ON)}$	On state drain current	V_{GS}=10V, V_{DS}=5V	40			A
$R_{DS(ON)}$	Static Drain-Source On-Resistance	V_{GS}=20V, I_D=18A		12	15.5	mΩ
		T_J=125°C		17.5	21.5	
		V_{GS}=10V, I_D=18A		15.5	19	
		V_{GS}=4.5V, I_D=6A		36	44.5	mΩ
g_{FS}	Forward Transconductance	V_{DS}=5V, I_D=18A		24		S
V_{SD}	Diode Forward Voltage	I_S=18A, V_{GS}=0V		0.8	1	V
I_S	Maximum Body-Diode Continuous Current				18	A
DYNAMIC PARAMETERS						
C_{iss}	Input Capacitance	V_{GS}=0V, V_{DS}=15V, f=1MHz		769		pF
C_{oss}	Output Capacitance			185		pF
C_{rss}	Reverse Transfer Capacitance			131		pF
R_g	Gate resistance	V_{GS}=0V, V_{DS}=0V, f=1MHz		0.7		Ω
SWITCHING PARAMETERS						
$Q_{g(10V)}$	Total Gate Charge	V_{GS}=10V, V_{DS}=10V, I_D=18A		15.9		nC
Q_{gs}	Gate Source Charge			2.44		nC
Q_{gd}	Gate Drain Charge			4.92		nC
$t_{D(on)}$	Turn-On DelayTime	V_{GS}=10V, V_{DS}=15V, I_D=18A, R_L=0.82Ω, R_{GEN}=3Ω		6.2		ns
t_r	Turn-On Rise Time			10.9		ns
$t_{D(off)}$	Turn-Off DelayTime			16		ns
t_f	Turn-Off Fall Time			4.8		ns
t_{rr}	Body Diode Reverse Recovery Time	I_F=18A, dI/dt=100A/µs		18		ns
Q_{rr}	Body Diode Reverse Recovery Charge	I_F=18A, dI/dt=100A/µs		8.1		nC

A: The value of $R_{\theta JA}$ is measured with the device mounted on 1in ^{2} FR-4 board with 2oz. Copper, in a still air environment with T_A =25°C. The Power dissipation P_{DSM} is based on $R_{\theta JA}$ and the maximum allowed junction temperature of 150°C. The value in any a given application depends on the user's specific board design, and the maximum temperature fo 175°C may be used if the PCB allows it.

B. The power dissipation P_D is based on $T_{J(MAX)}$=175°C, using junction-to-case thermal resistance, and is more useful in setting the upper dissipation limit for cases where additional heatsinking is used.

C: Repetitive rating, pulse width limited by junction temperature $T_{J(MAX)}$=175°C.

D. The $R_{\theta JA}$ is the sum of the thermal impedence from junction to case $R_{\theta JC}$ and case to ambient.

E. The static characteristics in Figures 1 to 6 are obtained using <300 µs pulses, duty cycle 0.5% max.

F. These tests are performed with the device mounted on 1 in ^{2} FR-4 board with 2oz. Copper, in a still air environment with T_A=25°C. The SOA curve provides a single pulse rating.

G. The maximum current rating is limited by bond-wires.