


AD984X EVALUATION BOARD



AD984x Evaluation System Block Diagram

EQUIPMENT REQUIRED

AD984x Evaluation Board

Software executable files (included with board)

Micro-Centronics Printer Cable (included with board)

+3 Volt Power Supply

Input Signal Source from CCD or generator

Timing Generator or other clock source

PC with Windows 95 or 98, standard ECP-mode parallel port, and minimum 1024x768 Color Display

RUNNING THE EVALUATION SYSTEM

Step 1- Configure the software. If the PC does not have Labview 5.1 installed, then it may be necessary to run the executable file `set.exe` under the "Runtime" directory. This program will install the files needed for the evaluation board software to run properly. Once these files have been installed, the PC is ready to run the eval board executable files (Step 3).

Step 2- Configure the hardware. Connect the +3V power supply to the AD984x evaluation board (+5V for the

output drivers is optional, see next section). Connect the desired input signal from a CCD or signal generator. Connect the clock signals SHP, SHD, DATACLK, CLPOB, and CLPDM (and HD/VD if the PxGA[®] is going to be used). Connect the Micro-Centronics printer cable from the PC's parallel port to the evaluation board. The PC's parallel port should be configured in normal ECP mode.

Step 3- Run the software executable file:

`ad9843a.exe` - use with AD9840A, 43A, & 44A
`ad9842a.exe` - use with AD9841A, 42A, 45A, & 46A

By default, the program screen will be operating when first opened. The configuration screen should appear as shown on page 2. This program is used to configure the AD984x internal registers to the desired values. Use the "QUIT" button to temporarily stop the program. Click the arrow in the upper-left corner of the window to continue running the program.

Step 4- Acquire the AD984x's output data. The data outputs from the 40-pin connector on the evaluation board may be captured using a logic analyzer, data acquisition card, or image processor chip.

PxGA is a registered trademark of Analog Devices, Inc.

REV. 0

Information furnished by Analog Devices is believed to be accurate and reliable. However, no responsibility is assumed by Analog Devices for its use, nor for any infringements of patents or other rights of third parties which may result from its use. No license is granted by implication or otherwise under any patent or patent rights of Analog Devices.

One Technology Way, P.O. Box 9106, Norwood, MA 02062-9106, U.S.A.
Tel: 781/329-4700 World Wide Web Site: <http://www.analog.com>
Fax: 781/326-8703 © Analog Devices, Inc., 2000

AD984X EVALUATION BOARD

AD9841A/9842A/9845A/9846A EVALUATION SOFTWARE WINDOW

Push to load selected registers

Select "YES" to load register

Click on yellow fields to select values

Enter desired gain value to calculate gain register value

Click to select desired register to read back from

Push to read back selected register contents from AD984x

Enter parallel-port address

Push to stop running the program

AD9841A/9842A/9845A/9846A Serial Register Communication

WRITE to Register	Load Data?	Register Name	Data Value	Register Settings			
<input checked="" type="checkbox"/>	YES	Operation Register**	d160	Operation Mode: CCD - Mode	Power Mode: Full Power	SW Reset: OFF	Disable OB Clamp?: YES
<input type="checkbox"/>	NO	VGA Gain Register	d232	Gain Value: d232	Gain Code Calculator: 6.0	Gain (dB):	Gain Code: d232
<input type="checkbox"/>	NO	Clamp Level Register	d128	Black Ref Level: d128			
<input checked="" type="checkbox"/>	YES	Control Register	d9	Color Steering: Mosaic Separate	PxGA: Enabled	Clock Signal Polarity: SHP/SHD active low	Data Outputs: Outputs Enabled
<input checked="" type="checkbox"/>	YES	PxGA Gain Registers	d21, d48, d21, d31	Gain Value: d21, d48, d21, d31	Color0 Gain, Color1 Gain, Color2 Gain, Color3 Gain	CLP/PBLK active low	dataclk rising edge trig

Enter the desired register values into the YELLOW fields. Turn the "Load Data" switch to the YES position for each register to be loaded. Push the WRITE button to load all selected registers. The register data values written to the part are shown in the BLUE fields. When the "Load Data" switch is off, that register will not be written to.
 **The Operation Register contains a Test Bit at the 7th data bit D7, which is permanently set to a "1" in this program.

READ from Register

Select Register	Data Value	Register Address	Register Binary Contents
Color2 Gain	d21	R A0 A3	D0 D10

QUIT

P-Port base address: d378

AD984X EVALUATION BOARD

BOARD CONNECTIONS (see AD984X Schematic.pdf)

Power Supply Connectors

- J21 +3D: +3V supply for the input side of the output buffers. Always connect to +3V supply.
 +3/+5D: +3V or +5V supply for the output buffers. If 5V output levels are needed at the output connector J18, connect 5V supply here. If 3V levels are sufficient, then install the +3D:+3/+5D jumper (JP10) located above J21. IF DIFFERENT VOLTAGES ARE USED FOR +3D and +3/+5D, DO NOT CONNECT THIS JUMPER.
- J22 VDD: +3V supply for the AD984x device. Datasheet specifications are given for +3.0V. Operational range is from +2.7 V to +3.6 V.

Input Signal Connectors

- J9 CCDIN: Input for the CCD signal. If the 50Ω termination is not need, this resistor may be removed. Or, the other side of JP2 may be used to connect to the CCD signal.
- J11 AUX: Input for either AUX1 or AUX2 channels of the AD984x. Install JP4 to use the AUX1 channel. Install JP5 to use the AUX2 channel. Install JP4 and JP17 to DC-couple into the AUX1 channel.

Output Connectors

- J1 DAC Iout: The reconstruction DAC has a current output, and is loaded with 50Ω at J1. J1 can be directly connected to an oscilloscope to observe the AD984x's reconstructed digital output data.
- J18 Buffered digital output data from AD984x. Logic level determined by power supply level of J21 +3/+5D.

Clock Signals

- J1 SHD
 J2 CLPDM
 J3 SHP
 J4 CLPOB
 J5 PBLK
 J6 DATACLK
 J7 VD (only use with AD9841A/9842A/9845A/9846A)
 J8 HD (only use with AD9841A/9842A/9845A/9846A)

All SMA clock connectors are terminated with 50Ω. These resistors may be removed. When the SMA connectors are used, the jumpers on the header JP1 should be installed. JP1 may also be used as a connector by removing the jumpers and directly connecting the clock signals to the odd-numbered pins 1-15. PBLK may be shorted high permanently by installing JP23.

PC-Host Connection for Serial Communication


- J19 Connect to the PC's parallel port using the microcentronics cable.

JUMPER DESCRIPTIONS


- JP1 Install these 8 jumpers when using the SMA clock inputs.
- JP2 Install when using the CCDIN SMA input.
- JP4 Install to connect the AUX SMA input to the AUX1 channel.
- JP5 Install to connect the AUX SMA input to the AUX2 channel.
- JP6 SL. Install when using the PC software to load the AD984x registers.
- JP7 SCK. Install when using the PC software to load the AD984x registers.
- JP8 SDATA. Install when using the PC software to load the AD984x registers.
- JP10 Install to short the +3D and +3/+5D supplies together.
- JP17 Install to DC-Couple the AUX signal into the AUX1 channel.
- JP21 Install to connect the AD984x's DRVDD power supply to VDD. If a different driver supply voltage is desired, this jumper may be removed and used as a dedicated DRVDD supply connection.
- JP23 Install to connect PBLK to +3V (disabling PBLK).

Typical Input Configurations

Configuration	Input	JP2	JP4	JP5	JP17
Basic CCD-mode	J9	short	don't care	don't care	don't care
Grounded-Input Test	J9 open	short	don't care	don't care	don't care
AUX1 Mode (AC-Coupled)	J11	don't care	short	open	open
AUX1 Mode (DC-Coupled)	J11	don't care	short	open	short
AUX2 Mode	J11	don't care	open	short	don't care




Title		
AD984X EVALUATION BOARD		
Size	Number	Revision
B		C
Date:		




Title: **AD984X EVALUATION BOARD**

Size	Number	Revision
B		C
Date:		



Title		
AD984X EVALUATION BOARD		
Size	Number	Revision
B		C
Date:		



Reported by layer 1

5805 (mil)

4350 (mil)