## speedrecs 10-Bit, 40MHz Sampling ANALOG-TO-DIGITAL CONVERTERS

## FEATURES

- HIGH SNR: 60dB
- HIGH SFDR: 72dBFS
- LOW POWER: 190mW
- INTERNAL/EXTERNAL REFERENCE OPTION
- SINGLE-ENDED OR FULLY DIFFERENTIAL ANALOG INPUT
- PROGRAMMABLE INPUT RANGE
- LOW DNL: 0.5LSB
- SINGLE +5V SUPPLY OPERATION


## DESCRIPTION

The ADS822 and ADS825 are pipeline, CMOS analog-to-digital converters that operate from a single +5 V power supply. These converters provide excellent performance with a single-ended input and can be operated with a differential input for added spurious performance. These high-performance converters include a 10-bit quantizer, high-bandwidth track-and-hold, and a high-accuracy internal reference. They also allow for the user to disable the internal reference and utilize external references. This external reference option provides excellent gain and offset matching when used in multi-channel applications or in applications where full-scale range adjustment is required.

- +3V OR +5V LOGIC I/O COMPATIBLE (ADS825)
- POWER DOWN: 20mW
- 28-LEAD SSOP PACKAGE


## APPLICATIONS

- MEDICAL IMAGING
- TEST EQUIPMENT
- COMPUTER SCANNERS
- COMMUNICATIONS
- VIDEO DIGITIZING

The ADS822 and ADS825 employ digital error correction techniques to provide excellent differential linearity for demanding imaging applications. Its low distortion and high SNR give the extra margin needed for medical imaging, communications, video, and test instrumentation. The ADS822 and ADS825 offer power dissipation of 190 mW and also provide a power-down mode, thus reducing power dissipation to only 20 mW . The ADS825 is +3 V or +5 V Logic I/O compatible.
The ADS822 and ADS825 are specified at a maximum sampling frequency of 40 MHz and a single-ended input range of 1.5 V to 3.5 V . The ADS822 and ADS825 are available in a 28 -lead SSOP package and are pin-for-pin compatible with the $10-$ bit, 60 MHz ADS823 and ADS826, and the $10-$ bit, 70 MHz ADS824, providing an upgrade path to higher sampling frequencies.


International Airport Industrial Park • Mailing Address: PO Box 11400, Tucson, AZ 85734 • Street Address: 6730 S. Tucson Blvd., Tucson, AZ 85706 • Tel: (520) 746-1111 Twx: 910-952-1111 • Internet: http://www.burr-brown.com/ • Cable: BBRCORP • Telex: 066-6491 • FAX: (520) 889-1510 • Immediate Product Info: (800) 548-6132

## SPECIFICATIONS

At $T_{A}=$ full specified temperature range, $\mathrm{V}_{\mathrm{S}}=+5 \mathrm{~V}$, single-ended input range $=1.5 \mathrm{~V}$ to 3.5 V , and sampling rate $=40 \mathrm{MHz}$, external reference, unless otherwise noted.

| PARAMETER | CONDITIONS | ADS822E |  |  | ADS825E ${ }^{(1)}$ |  |  | UNITS |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  | MIN | TYP | MAX | MIN | TYP | MAX |  |
| RESOLUTION |  | 10 Guaranteed |  |  | 10 Guaranteed |  |  | Bits |
| SPECIFIED TEMPERATURE RANGE | Ambient Air |  | -40 to +85 |  |  | -40 to +85 |  | ${ }^{\circ} \mathrm{C}$ |
| ANALOG INPUT <br> Standard Single-Ended Input Range Optional Single-Ended Input Range Common-Mode Range Optional Differential Input Range Analog Input Bias Current Input Impedance Track-Mode Input Bandwidth | 2Vp-p <br> 1Vp-p <br> $2 V p-p$ <br> -3dBFS Input | $\begin{gathered} 1.5 \\ 2 \\ 2 \end{gathered}$ | $\begin{gathered} 2.5 \\ 1 \\ 1 \\ 1.25 \\| 5 \\ 300 \end{gathered}$ | $\begin{gathered} 3.5 \\ 3 \\ 3 \end{gathered}$ | $\begin{aligned} & * \\ & * \\ & * \end{aligned}$ | * | $\begin{aligned} & * \\ & * \\ & * \end{aligned}$ | $\begin{gathered} V \\ V \\ V \\ V \\ \mu A \\ M \Omega \\| p F \\ M H z \end{gathered}$ |
| CONVERSION CHARACTERISTICS <br> Sample Rate <br> Data Latency |  | 10k | 5 | 40M | * | * | * | Samples/s Clk Cyc |
| DYNAMIC CHARACTERISTICS <br> Differential Linearity Error (largest code error) $\begin{aligned} & f=1 \mathrm{MHz} \\ & f=10 \mathrm{MHz} \end{aligned}$ <br> No Missing Codes Integral Nonlinearity Error, $f=1 \mathrm{MHz}$ Spurious Free Dynamic Range ${ }^{(2)}$ $\begin{aligned} & f=1 \mathrm{MHz} \\ & f=10 \mathrm{MHz} \end{aligned}$ <br> Two-Tone Intermodulation Distortion ${ }^{(4)}$ $f=9.5 \mathrm{MHz} \text { and } 9.9 \mathrm{MHz} \text { ( }-7 \mathrm{~dB} \text { each tone) }$ <br> Signal-to-Noise Ratio (SNR) $\begin{aligned} & f=1 \mathrm{MHz} \\ & f=10 \mathrm{MHz} \end{aligned}$ <br> Signal-to-(Noise + Distortion) (SINAD) $\mathrm{f}=1 \mathrm{MHz}$ $f=10 \mathrm{MHz}$ <br> Effective Number of Bits ${ }^{(5)}, f=1 \mathrm{MHz}$ <br> Output Noise <br> Aperture Delay Time <br> Aperture Jitter <br> Overvoltage Recovery Time <br> Full-Scale Step Acquisition Time | Referred to Full Scale <br> Referred to Full Scale <br> Referred to Full Scale <br> Input Tied to Common-Mode | 63 57 56 | $\left.\begin{array}{c} \pm 0.25 \\ \pm 0.5 \\ \text { Guaranteed } \\ \pm 0.5 \\ \\ 72 \\ 66 \\ \\ -67 \\ \\ 60 \\ 60 \\ \\ 59 \\ 58 \\ 9.5 \\ 0.2 \\ 3 \\ 1.2 \\ 2 \\ 5\end{array}\right]$. | $\begin{aligned} & \pm 1.0 \\ & \pm 2.0 \end{aligned}$ | $60$ | * <br> * <br> Guaranteed <br> * <br> 71 <br> 65 <br> * <br> * <br> * <br> * <br> * <br> * <br> * <br> * <br> * <br> * <br> * | * <br> * | LSB LSB LSBs dBFS(3) dBFS $d B c$ dB $d B$ dB $d B$ Bits LSBs rms ns ps rms ns ns |
| DIGITAL INPUTS <br> Logic Family <br> Convert Command <br> High Level Input Current(6) $\left(\mathrm{V}_{\mathbb{I N}}=5 \mathrm{~V}_{\text {DD }}\right)$ <br> Low Level Input Current ( $\mathrm{V}_{\mathbb{N}}=0 \mathrm{~V}$ ) <br> High Level Input Voltage <br> Low Level Input Voltage <br> Input Capacitance | Start Conversion | CMO <br> Rising $+3.5$ | OS-Compa ge of Con <br> 5 | ible <br> ert Clock <br> 100 <br> 10 <br> $+1.0$ | TTL, +3 V Rising $+2.0$ | 5 V CMOSge of Conv <br> * | mpatible Clock <br> * <br> * <br> +0.8 | $\begin{gathered} \mu \mathrm{A} \\ \mu \mathrm{~A} \\ \mathrm{~V} \\ \mathrm{~V} \\ \mathrm{pF} \end{gathered}$ |
| DIGITAL OUTPUTS <br> Logic Family Logic Coding Low Output Voltage ( $\mathrm{I}_{\mathrm{L}}=50 \mu \mathrm{~A}$ to 1.6 mA ) High Output Voltage, ( $\mathrm{l}_{\mathrm{OH}}=50 \mu \mathrm{~A}$ to 0.5 mA ) Low Output Voltage, ( $\mathrm{l}_{\mathrm{oL}}=50 \mu \mathrm{~A}$ to 1.6 mA$)$ High Output Voltage, ( $\mathrm{I}_{\mathrm{OH}}=50 \mu \mathrm{~A}$ to 0.5 mA ) 3-State Enable Time 3-State Disable Time Output Capacitance | $\begin{aligned} & \text { VDRV }=5 \mathrm{~V} \\ & \text { VDRV }=3 \mathrm{~V} \\ & \overline{\mathrm{OE}}=\mathrm{H} \text { to } \mathrm{L} \\ & \overline{\mathrm{OE}}=\mathrm{L} \text { to } \mathrm{H} \end{aligned}$ | $\begin{array}{r} \text { CMO } \\ \text { Straig } \\ +4.9 \\ +2.8 \end{array}$ | OS-Compa ght Offset <br> 2 <br> 2 <br> 5 | ible nary <br> $+0.1$ <br> +0.1 <br> 40 <br> 10 | $\underset{\mathrm{Str}}{\mathrm{Cl}}$ <br> * <br> * | S-Compa ht Offset B <br> * <br> * <br> * | ry <br> * <br> * <br> * <br> * | $\begin{gathered} \mathrm{V} \\ \mathrm{~V} \\ \mathrm{~V} \\ \mathrm{~V} \\ \mathrm{~ns} \\ \mathrm{~ns} \\ \mathrm{pF} \end{gathered}$ |
| ACCURACY (Internal Reference, 2Vp-p, U <br> Zero Error (referred to -FS) <br> Zero Error Drift (referred to -FS) <br> Midscale Offset Error <br> Gain Error ${ }^{(7)}$ <br> Gain Error Driff(7) <br> Gain Error ${ }^{(8)}$ <br> Gain Error Drift ${ }^{(8)}$ <br> Power Supply Rejection of Gain <br> REFT Tolerance <br> REFB Tolerance <br> External REFT Voltage Range <br> External REFB Voltage Range <br> Reference Input Resistance | herwise Noted) <br> at $25^{\circ} \mathrm{C}$ <br> at $25^{\circ} \mathrm{C}$ <br> at $25^{\circ} \mathrm{C}$ <br> at $25^{\circ} \mathrm{C}$ $\Delta V_{S}= \pm 5 \%$ <br> Deviation From Ideal 3.5 V <br> Deviation From Ideal 1.5 V <br> REFT to REFB | $\begin{gathered} \mathrm{REFB}+0.8 \\ 1.25 \end{gathered}$ | $\begin{gathered} \pm 1.0 \\ 5 \\ \\ \pm 1.5 \\ 38 \\ \pm 0.75 \\ 25 \\ 70 \\ \pm 10 \\ \pm 10 \\ 3.5 \\ 1.5 \\ 1.6 \end{gathered}$ | $\begin{gathered} \pm 3.0 \\ \pm 2.5 \\ \pm 1.5 \\ \\ \pm 25 \\ \pm 25 \\ \text { V }_{\mathrm{S}}-1.25 \\ \text { REFT }-0.8 \end{gathered}$ | $\begin{aligned} & * \\ & * \end{aligned}$ | $\begin{gathered} * \\ * \\ \pm 0.29 \\ * \\ * \\ * \\ * \\ * \\ * \\ * \\ * \\ * \\ * \\ * \end{gathered}$ | * <br> * <br> * <br> * <br> * <br> * <br> * | $\begin{gathered} \% \text { FS } \\ \mathrm{ppm} /{ }^{\circ} \mathrm{C} \\ \% \mathrm{FS} \\ \% \mathrm{FS} \\ \mathrm{ppm} /{ }^{\circ} \mathrm{C} \\ \% \mathrm{FS} \\ \mathrm{ppm} /{ }^{\circ} \mathrm{C} \\ \mathrm{~dB} \\ \mathrm{mV} \\ \mathrm{mV} \\ \mathrm{~V} \\ \mathrm{~V} \\ \mathrm{k} \Omega \end{gathered}$ |

## SPECIFICATIONS (Cont.)

At $T_{A}=$ full specified temperature range, $\mathrm{V}_{\mathrm{S}}=+5 \mathrm{~V}$, single-ended input range $=1.5 \mathrm{~V}$ to 3.5 V , and sampling rate $=40 \mathrm{MHz}$, external reference, unless otherwise noted.

| PARAMETER | CONDITIONS | ADS822E |  |  | ADS825E ${ }^{(1)}$ |  |  | UNITS |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  | MIN | TYP | MAX | MIN | TYP | MAX |  |
| POWER SUPPLY REQUIREMENTS <br> Supply Voltage: + $\mathrm{V}_{\mathrm{S}}$ <br> Supply Current: + $I_{S}$ <br> Power Dissipation: VDRV $=5 \mathrm{~V}$ $\begin{aligned} & V D R V=3 V \\ & V D R V=5 V \\ & V D R V=3 V \end{aligned}$ <br> Power Down <br> Thermal Resistance, $\theta_{\mathrm{JA}}$ 28-Lead SSOP | Operating <br> Operating (External Reference) External Reference External Reference Internal Reference Internal Reference Operating | +4.75 | $\begin{gathered} +5.0 \\ 40 \\ 200 \\ 190 \\ 250 \\ 240 \\ 20 \\ 89 \end{gathered}$ | $\begin{gathered} +5.25 \\ 230 \end{gathered}$ | * | $\begin{aligned} & * \\ & * \\ & * \\ & * \\ & * \\ & * \\ & * \\ & * \end{aligned}$ | * <br> * | V <br> mA <br> mW <br> mW <br> mW <br> mW <br> mW <br> ${ }^{\circ} \mathrm{C} / \mathrm{W}$ |

* Indicates the same specifications as the ADS822E.

NOTES: (1) ADS825E accepts a +3 V clock input. (2) Spurious Free Dynamic Range refers to the magnitude of the largest harmonic. (3) dBFS means dB relative to Full Scale. (4) Two-tone intermodulation distortion is referred to the largest fundamental tone. This number will be 6 dB higher if it is referred to the magnitude of the two-tone fundamental envelope. (5) Effective number of bits (ENOB) is defined by (SINAD - 1.76)/6.02. (6) A 50k $\Omega$ pull-down resistor is inserted internally on $\overline{\mathrm{OE}}$ pin. (7) Includes internal reference. (8) Excludes internal reference.

## PIN CONFIGURATION

|  |  |  |  |  | SSOP |
| :---: | :---: | :---: | :---: | :---: | :---: |
|  |  | O | 28 | VDRV |  |
|  |  | 27 | $+\mathrm{V}_{S}$ |  |
|  |  | 26 | GND |  |
|  |  | 25 | IN |  |
|  |  | 24 | $\overline{\mathrm{N}}$ |  |
|  |  | 23 | CM |  |
|  |  | 22 | REFT |  |
|  |  | 21 | ByT |  |
|  |  | 20 | ByB |  |
|  |  | 19 | REFB |  |
|  |  | 18 | INT/EXT |  |
|  |  | 17 | RSEL |  |
|  |  | 16 | GND |  |
|  |  | 15 | $+\mathrm{V}_{\text {S }}$ |  |

## PIN DESCRIPTIONS

| PIN | DESIGNATOR | DESCRIPTION |
| :---: | :---: | :--- |
| 1 | GND | Ground |
| 2 | Bit 1 | Data Bit 1 (D9) (MSB) |
| 3 | Bit 2 | Data Bit 2 (D8) |
| 4 | Bit 3 | Data Bit 3 (D7) |
| 5 | Bit 4 | Data Bit 4 (D6) |
| 6 | Bit 5 | Data Bit 5 (D5) |
| 7 | Bit 6 | Data Bit 6 (D4) |
| 8 | Bit 7 | Data Bit 7 (D3) |
| 9 | Bit 8 | Data Bit 8 (D2) |
| 10 | Bit 9 | Data Bit 9 (D1) |
| 11 | Bit 10 | Data Bit 10 (D0) (LSB) |
| 12 | $\overline{\text { OE }}$ | Output Enable. HI = high impedance state |
|  |  | LO = normal operation (internal pull-down |
|  |  | resistor) |
| 13 | PD | Power Down. HI = enable; LO = disable |
| 14 | CLK | Convert Clock Input |
| 15 | $+V_{S}$ | +5V Supply |
| 16 | GND | Ground |
| 17 | RSEL | Input Range Select. HI = 2V; LO = 1V |
| 18 | $\overline{\text { INT/EXT }}$ | Reference Select. HI = external, LO = internal |
| 19 | REFB | Bottom Reference |
| 20 | ByB | Bottom Ladder Bypass |
| 21 | ByT | Top Ladder Bypass |
| 22 | REFT | Top Reference |
| 23 | CM | Common-Mode Voltage Output |
| 24 | $\overline{\text { IN }}$ | Complementary Input (-) |
| 25 | IN | Analog Input (+) |
| 26 | GND | Analog Ground |
| 27 | $+V_{S}$ | +5V Supply |
| 28 | VDRV | Output Logic Driver Supply Voltage |
|  |  |  |

UURR - BROWN


| SYMBOL | DESCRIPTION | MIN | TYP | MAX | UNITS |
| :--- | :---: | :---: | :---: | :---: | :---: |
| $\mathrm{t}_{\mathrm{t} \text { ONV }}$ | Convert Clock Period | 25 |  | $100 \mu \mathrm{~s}$ | ns |
| $\mathrm{t}_{\mathrm{L}}$ | Clock Pulse Low | 11.5 | 12.5 |  | ns |
| $\mathrm{t}_{\mathrm{H}}$ | Clock Pulse High | 11.5 | 12.5 |  | ns |
| $\mathrm{t}_{\mathrm{D}}$ | Aperture Delay |  | 3 |  | ns |
| $\mathrm{t}_{1}$ | Data Hold Time, $\mathrm{C}_{\mathrm{L}}=0 \mathrm{pF}$ | 3.9 |  |  | ns |
| $\mathrm{t}_{2}$ | New Data Delay Time, $\mathrm{C}_{\mathrm{L}}=15 \mathrm{pF} \max$ |  |  | 12 | ns |

## PACKAGE/ORDERING INFORMATION

| PRODUCT | PACKAGE | PACKAGE DRAWING NUMBER | SPECIFIED TEMPERATURE RANGE | PACKAGE MARKING | ORDERING NUMBER ${ }^{(1)}$ | TRANSPORT MEDIA |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| ADS822E <br> ADS825E | $\begin{gathered} \text { SSOP-28 } \\ " \quad \\ \text { SSOP-28 } \end{gathered}$ | $\begin{gathered} 324 \\ " \\ 324 \end{gathered}$ | $\begin{aligned} & -40^{\circ} \mathrm{C} \text { to }+85^{\circ} \mathrm{C} \\ & \text { " } \\ & -40^{\circ} \mathrm{C} \text { to }+85^{\circ} \mathrm{C} \end{aligned}$ | ADS822E <br> ADS825E <br> " | ADS822E ADS822E/1K ADS825E ADS825E/1K | Rails <br> Tape and Reel <br> Rails <br> Tape and Reel |

NOTE: (1) Models with a slash (/) are available only in Tape and Reel in the quantities indicated (e.g., /1K indicates 1000 devices per reel). Ordering 1000 pieces of ADS822E/1K" will get a single 1000-piece Tape and Reel.

## DEMO BOARD ORDERING INFORMATION

| PRODUCT | DEMO BOARD |
| :--- | :--- |
| ADS822E | DEM-ADS822E |

## ABSOLUTE MAXIMUM RATINGS

| + $\mathrm{V}_{\text {S }}$........................................................................................... 6 V |  |
| :---: | :---: |
| Analog Input | -0.3 V to $\left(+\mathrm{V}_{\mathrm{S}}+0.3 \mathrm{~V}\right)$ |
| Logic Input | -0.3 V to $\left(+\mathrm{V}_{\mathrm{S}}+0.3 \mathrm{~V}\right)$ |
| Case Temperature | $\ldots+100^{\circ} \mathrm{C}$ |
| Junction Temperature | $\ldots+150^{\circ} \mathrm{C}$ |
| Storage Temperature | $\ldots . . . .+150^{\circ} \mathrm{C}$ |

## ELECTROSTATIC DISCHARGE SENSITIVITY

This integrated circuit can be damaged by ESD. Burr-Brown recommends that all integrated circuits be handled with appropriate precautions. Failure to observe proper handling and installation procedures can cause damage.

ESD damage can range from subtle performance degradation to complete device failure. Precision integrated circuits may be more susceptible to damage because very small parametric changes could cause the device not to meet its published specifications.

## TYPICAL PERFORMANCE CURVES

At $T_{A}=$ full specified temperature range, $\mathrm{V}_{\mathrm{S}}=+5 \mathrm{~V}$, single-ended input range $=1.5 \mathrm{~V}$ to 3.5 V , and sampling rate $=40 \mathrm{MHz}$, external reference, unless otherwise noted.







## TYPICAL PERFORMANCE CURVES (Cont.)

At $T_{A}=$ full specified temperature range, $\mathrm{V}_{\mathrm{S}}=+5 \mathrm{~V}$, single-ended input range $=1.5 \mathrm{~V}$ to 3.5 V , and sampling rate $=40 \mathrm{MHz}$, external reference, unless otherwise noted.







## TYPICAL PERFORMANCE CURVES (Cont.)

At $T_{A}=$ full specified temperature range, $\mathrm{V}_{\mathrm{S}}=+5 \mathrm{~V}$, single-ended input range $=1.5 \mathrm{~V}$ to 3.5 V , and sampling rate $=40 \mathrm{MHz}$, external reference, unless otherwise noted







## APPLICATION INFORMATION

## THEORY OF OPERATION

The ADS822 and ADS825 are high-speed CMOS analog-todigital converters which employ a pipelined converter architecture consisting of 9 internal stages. Each stage feeds its data into the digital error correction logic ensuring excellent differential linearity and no missing codes at the 10-bit level. The output data becomes valid on the rising clock edge (see Timing Diagram). The pipeline architecture results in a data latency of 5 clock cycles.

The analog inputs of the ADS822 and ADS825 are differential track-and-hold (see Figure 1). The differential topology, along with tightly matched capacitors, produce a high level of AC performance while sampling at very high rates.
The ADS822 and ADS825 allow their analog inputs to be driven either single-ended or differentially. The typical configuration for the ADS822 and ADS825 is the single-ended mode in which the input track-and-hold performs a single-ended-to-differential conversion of the analog input signal.
Both inputs (IN, $\overline{\mathrm{IN}}$ ) require external biasing using a com-mon-mode voltage that is typically at the mid-supply level ( $+\mathrm{V}_{\mathrm{S}} / 2$ ).
The following application discussion focuses on the singleended configuration. Typically, its implementation is easier to achieve and the rated specifications for the ADS822 and ADS825 are characterized using the single-ended mode of operation.

## DRIVING THE ANALOG INPUT

The ADS822 and ADS825 achieve excellent AC performance either in the single-ended or differential mode of operation.


FIGURE 1. Simplified Circuit of Input Track-and-Hold with Timing Diagram.

The selection for the optimum interface configuration will depend on the individual application requirements and system structure. For example, communications applications often process a band of frequencies that do not include DC, whereas in imaging applications, the previously restored DC level must be maintained correctly up to the A/D converter. Features on the ADS822 and ADS825, such as the input range select (RSEL pin) or the option for an external reference, provide the needed flexibility to accommodate a wide range of applications. In any case, the ADS822 and ADS825 should be configured such that the application objectives are met while observing the headroom requirements of the driving amplifier in order to yield the best overall performance.

## INPUT CONFIGURATIONS

## AC-Coupled, Single-Supply Interface

Figure 2 shows the typical circuit for an AC-coupled analog input configuration of the ADS822 and ADS825 while all components are powered from a single +5 V supply.
With the RSEL pin connected high, the full-scale input range is set to 2 V p-p. In this configuration, the top and bottom references (REFT, REFB) provide an output voltage of +3.5 V and +1.5 V , respectively. Two resistors ( $2 \mathrm{x} 1.62 \mathrm{k} \Omega$ ) are used to create a common-mode voltage $\left(\mathrm{V}_{\mathrm{CM}}\right)$ of approximately +2.5 V to bias the inputs of the driving amplifier A1. Using the OPA680 on a single +5 V supply, its ideal common-mode point is at +2.5 V which coincides with the recommended common-mode input level for the ADS822 and ADS825. This obviates the need of a coupling capacitor between the amplifier and the converter. Even though the OPA680 has an AC gain of +2 , the DC gain is only +1 due to the blocking capacitor at resistor $\mathrm{R}_{\mathrm{G}}$.
The addition of a small series resistor $\left(\mathrm{R}_{\mathrm{S}}\right)$ between the output of the op amp and the input of the ADS822 and ADS825 will be beneficial in almost all interface configurations. This will decouple the op amp's output from the capacitive load and avoid gain peaking, which can result in increased noise. For best spurious and distortion performance, the resistor value should be kept below $100 \Omega$. Furthermore, the series resistor in combination with the 10 pF capacitor establishes a passive low-pass filter limiting the bandwidth for the wideband noise, thus helping improve the SNR performance.

## AC-Coupled, Dual Supply Interface

The circuit provided in Figure 3 shows typical connections for the analog input in case the selected amplifier operates on dual supplies. This might be necessary to take full advantage of very low distortion operational amplifiers, like the OPA642. The advantage is that the driving amplifier can be operated with a ground referenced bipolar signal swing. This will keep the distortion performance at its lowest since the signal range stays within the linear region of the op amp and sufficient headroom to the supply rails can be maintained. By capacitively coupling the single-ended signal to the input of the ADS822 and ADS825, its common-mode requirements can easily be satisfied with two resistors connected between the top and bottom reference.


FIGURE2. AC-Coupled Input Configuration for a $2 \mathrm{Vp}-\mathrm{p}$ Full-Scale Range and a Common-Mode Voltage, $\mathrm{V}_{\mathrm{CM}}$, at +2.5 V Derived From the Internal Top (REFT) and Bottom Reference (REFB).


FIGURE 3. AC-Coupling the Dual Supply Amplifier OPA642 to the ADS822 for a 2Vp-p Full-Scale Input Range.

For applications requiring the driving amplifier to provide a signal amplification, with a gain $\geq 5$, consider using decompensated voltage-feedback op amps, like the OPA643, or current-feedback op amps like the OPA681 and OPA658.

## DC-coupled with Level Shift

Several applications may require that the bandwidth of the signal path include DC , in which case, the signal has to be DC-coupled to the A/D converter. In order to accomplish this, the interface circuit has to provide a DC level shift to the analog input signal. The circuit shown in Figure 4 employs a dual op amp, A1, to drive the input of the ADS822 and ADS825, and level shifts the signal to be compatible with the selected input range. With the RSEL pin tied to the supply and the $\overline{\mathrm{INT}} / \mathrm{EXT}$ pin to ground, the ADS822 and ADS825 are configured for a 2 Vp -p input range and use the internal references. The complementary
input ( $\overline{\mathrm{IN}}$ ) may be appropriately biased using the +2.5 V common-mode voltage available at the CM pin. One half of amplifier A1 buffers the REFB pin and drives the voltage divider $R_{1}, R_{2}$. Due to the op amp's noise gain of $+2 \mathrm{~V} / \mathrm{V}$, assuming $\mathrm{R}_{\mathrm{F}}=\mathrm{R}_{\mathrm{IN}}$, the common-mode voltage $\left(\mathrm{V}_{\mathrm{CM}}\right)$ has to be re-scaled to +1.25 V . This results in the correct DC level of +2.5 V for the signal input (IN). Any DC voltage differences between the IN and $\overline{\mathrm{IN}}$ inputs of the ADS822 and ADS825 effectively produces an offset, which can be corrected for by adjusting the resistor values of the divider, $\mathrm{R}_{1}$ and $\mathrm{R}_{2}$. The selection criteria for a suitable op amp should include the supply voltage, input bias current, output voltage swing, distortion, and noise specification. Note that in this example, the overall signal phase is inverted. To re-establish the original signal polarity, it is always possible to interchange the IN and $\overline{\mathrm{IN}}$ connections.


FIGURE 4. DC-Coupled Interface Circuit with Dual Current-Feedback Amplifier OPA2681.

## SINGLE-ENDED-TO-DIFFERENTIAL CONFIGURATION (Transformer Coupled)

If the application requires a signal conversion from a singleended source to feed the ADS822 and ADS825 differentially, a RF transformer might be a good solution. The selected transformer must have a center tap in order to apply the common-mode DC voltage necessary to bias the converter inputs. AC-grounding the center tap will generate the differential signal swing across the secondary winding. Consider a step-up transformer to take advantage of a signal amplification without the introduction of another noise source. Furthermore, the reduced signal swing from the source may lead to an improved distortion performance.
The differential input configuration may provide a noticeable advantage of achieving good SFDR performance over a wide range of input frequencies. In this mode, both inputs of the ADS822 and ADS825 see matched impedances, and the differential signal swing can be reduced to half of the swing required for single-ended drive. Figure 5 shows the schematic for the suggested transformer-coupled interface


FIGURE 5. Transformer Coupled Input.
circuit. The component values of the R-C low-pass may be optimized depending on the desired roll-off frequency. The resistor across the secondary side $\left(\mathrm{R}_{\mathrm{T}}\right)$ should be calculated using the equation $R_{T}=n^{2} \bullet R_{G}$ to match the source impedance $\left(\mathrm{R}_{\mathrm{G}}\right)$ for good power transfer and Voltage Standing Wave Ratio (VSWR).

## REFERENCE OPERATION

Figure 6 depicts the simplified model of the internal reference circuit. The internal blocks are the bandgap voltage reference, the drivers for the top and bottom reference, and


FIGURE6. Equivalent Reference Circuit with Recommended Reference Bypassing.
the resistive reference ladder. The bandgap reference circuit includes logic functions that allows setting the analog input swing of the ADS822 and ADS825 to either a 1Vp-p or $2 \mathrm{Vp}-\mathrm{p}$ full-scale range simply by tying the RSEL pin to a Low or High potential, respectively. While operating the ADS822 in the external reference mode, the buffer amplifiers for the REFT and REFB are disconnected from the reference ladder.
As shown, the ADS822 and ADS825 have internal $50 \mathrm{k} \Omega$ pull-up resistors at the range select pin (RSEL) and reference select pin ( $\overline{\mathrm{INT}} / \mathrm{EXT}$ ). Leaving these pins open configures the ADS822 and ADS825 for a 2 Vp -p input range and external reference operation. Setting the ADS822 and ADS825 up for internal reference mode requires bringing the $\overline{\mathrm{INT}} / \mathrm{EXT}$ pin Low.
The reference buffers can be utilized to supply up to 1 mA (sink and source) to external circuitry. The resistor ladders of the ADS822 and ADS825 are divided into several segments and have two additional nodes, ByT and ByB, which are brought out for external bypassing only (see Figure 6). To ensure proper operation with any reference configurations, it is necessary to provide solid bypassing at all reference pins in order to keep the clock feedthrough to a minimum. All bypassing capacitors should be located as close to their respective pins as possible.


The common-mode voltage available at the CM pin may be used as a bias voltage to provide the appropriate offset for the driving circuitry. However, care must be taken not to appreciably load this node, which is not buffered and has a high impedance. An alternative way of generating a com-mon-mode voltage is given in Figure 7. Here, two external precision resistors (tolerance $1 \%$ or better) are located between the top and bottom reference pins. The commonmode voltage, CMV, will appear at the midpoint.

## EXTERNAL REFERENCE OPERATION

For even more design flexibility, the internal reference can be disabled and an external reference voltage be used. The utilization of an external reference may be considered for applications requiring higher accuracy, improved temperature performance, or a wide adjustment range of the converter's full-scale range. Especially in multichannel applications, the use of a common external reference has the benefit of obtaining better matching of the full-scale range between converters.

The external references can vary as long as the value of the external top reference $\mathrm{REFT}_{\text {EXT }}$ stays within the range of $\left(\mathrm{V}_{\mathrm{S}}-1.25 \mathrm{~V}\right)$ and $(\mathrm{REFB}+0.8 \mathrm{~V})$, and the external bottom reference $\mathrm{REFB}_{\text {EXT }}$ stays within 1.25 V and (REFT -0.8 V ) (See Figure 8).

## DIGITAL INPUTS AND OUTPUTS

Clock Input Requirements
Clock jitter is critical to the SNR performance of high-speed, high-resolution A/D converters. Clock jitter leads to aperture jitter $\left(\mathrm{t}_{\mathrm{A}}\right)$, which adds noise to the signal being converted. The ADS822 and ADS825 samples the input signal on the rising edge of the CLK input. Therefore, this edge should have the lowest possible jitter. The jitter noise contribution to total

FIGURE 7. Alternative Circuit to Generate CM Voltage.


FIGURE 8. Configuration Example for External Reference Operation.

SNR is given by the following equation. If this value is near your system requirements, input clock jitter must be reduced.

$$
\text { Jitter } S N R=20 \log \frac{1}{2 \pi f_{I N} t_{A}} \text { rms signal to rms noise }
$$

where: $f_{\text {IN }}$ is input signal frequency
$\mathrm{t}_{\mathrm{A}}$ is rms clock jitter
Particularly in undersampling applications, special consideration should be given to clock jitter. The clock input should be treated as an analog input in order to achieve the highest level of performance. Any overshoot or undershoot of the clock signal may cause degradation of the performance. When digitizing at high sampling rates, the clock should have $50 \%$ duty cycle ( $\mathrm{t}_{\mathrm{H}}=\mathrm{t}_{\mathrm{L}}$ ), along with fast rise and fall times of 2 ns or less. The clock input of the ADS825 can be driven with either 3 V or 5 V logic levels. Using low-voltage logic (3V) may lead to improved AC performance of the converter.

## Digital Outputs

The output data format of the ADS822 and ADS825 are in positive Straight Offset Binary code (see Tables I and II). This format can easily be converted into the Binary Two's Complement code by inverting the MSB.
It is recommended to keep the capacitive loading on the data lines as low as possible $(\leq 15 \mathrm{pF})$. Higher capacitive loading will cause larger dynamic currents as the digital outputs are changing. Those high current surges can feed back to the analog portion of the ADS822 and ADS825 and affect the performance. If necessary, external buffers or latches close to the converter's output pins may be used to minimize the capacitive loading. They also provide the added benefit of isolating the ADS822 and ADS825 from any digital noise activities on the bus coupling back high frequency noise.

| SINGLE-ENDED INPUT <br> $($ IN $=$ CMV $)$ | STRAIGHT OFFSET BINARY <br> (SOB) |
| :--- | :---: |
| +FS -1LSB (IN = REFT) | 1111111111 |
| +1/2 Full Scale | 1100000000 |
| Bipolar Zero (IN = CMV) | 1000000000 |
| -1/2 Full Scale | 0100000000 |
| -FS (IN = REFB) | 0000000000 |

TABLE I. Coding Table for Single-Ended Input Configuration with $\overline{\mathrm{IN}}$ Tied to the Common-Mode Voltage (CMV).

| DIFFERENTIAL INPUT | STRAIGHT OFFSET BINARY <br> (SOB) |
| :--- | :---: |
| + FS -1LSB $(I N=+3 V, \overline{I N}=+2 \mathrm{~V})$ | 1111111111 |
| $+1 / 2$ Full Scale | 1100000000 |
| Bipolar Zero $(\mathrm{IN}=\overline{\mathrm{IN}}=\mathrm{CMV})$ | 1000000000 |
| $-1 / 2$ Full Scale | 0100000000 |
| $-\mathrm{FS}(\mathrm{IN}=+2 \mathrm{~V}, \overline{\mathrm{IN}}=+3 \mathrm{~V})$ | 0000000000 |

TABLE II. Coding Table for Differential Input Configuration and 2Vp-p Full-Scale Range.

## Digital Output Driver (VDRV)

The ADS822 features a dedicated supply pin for the output logic drivers, VDRV, which is not internally connected to the other supply pins. Setting the voltage at VDRV to +5 V or +3 V , the ADS822 and ADS825 produce corresponding logic levels and can directly interface to the selected logic family. The output stages are designed to supply sufficient current to drive a variety of logic families. However, it is recommended to use the ADS822 and ADS825 with +3 V logic supply. This will lower the power dissipation in the output stages due to the lower output swing and reduce current glitches on the supply line which may affect the ACperformance of the converter. In some applications, it might be advantageous to decouple the VDRV pin with additional capacitors or a pi-filter.

## GROUNDING AND DECOUPLING

Proper grounding and bypassing, short lead length, and the use of ground planes are particularly important for high frequency designs. Multilayer PC boards are recommended for best performance since they offer distinct advantages like minimizing ground impedance, separation of signal layers by ground layers, etc. The ADS822 and ADS825 should be treated as analog components. Whenever possible, the supply pins should be powered by the analog supply. This will ensure the most consistent results since digital supply lines often carry high levels of noise which otherwise would be coupled into the converter and degrade the achievable performance. All ground connections on the ADS822 and ADS825 are internally joined together obviating the design of split ground planes. The ground pins $(1,16,26)$ should directly connect to an analog ground plane which covers the PC board area around the converter. While designing the layout, it is important to keep the analog signal traces separated from any digital lines to prevent noise coupling onto the analog signal path. Due to their high sampling rates, the ADS822 and ADS825 generate high frequency current transients, and noise (clock feedthrough) that are fed back into the supply and reference lines. This requires that all supply and reference pins are sufficiently bypassed. Figure 9 shows the recommended decoupling scheme for the ADS822 and ADS825. In most cases, $0.1 \mu \mathrm{~F}$ ceramic chip capacitors at each pin are adequate to keep the impedance low over a wide frequency range. Their effectiveness largely depends on the proximity to the individual supply pin. Therefore, they should be located as close to the supply pins as possible. In addition, a larger bipolar capacitor $(1 \mu \mathrm{~F}$ to $22 \mu \mathrm{~F})$ should be placed on the PC board in proximity of the converter circuit.


Figure 9. Recommended Bypassing for the Supply Pins.

# Copyright © Each Manufacturing Company. 

All Datasheets cannot be modified without permission.

This datasheet has been download from : www.AllDataSheet.com

## 100\% Free DataSheet Search Site.

Free Download.
No Register.
Fast Search System.
www.AllDataSheet.com

