



ADS931

Speed 8-Bit, 30MHz Sampling ANALOG-TO-DIGITAL CONVERTER

FEATURES

- +2.7V TO +5.5V SUPPLY OPERATION
- LOW POWER: 69mW at +3V
- ADJUSTABLE FULL SCALE RANGE WITH EXTERNAL REFERENCE
- NO MISSING CODES
- POWER DOWN
- 28-LEAD SSOP PACKAGE


APPLICATIONS

- BATTERY POWERED EQUIPMENT
- CAMCORDERS
- PORTABLE TEST EQUIPMENT
- DIGITAL CAMERAS
- COMMUNICATIONS

DESCRIPTION

The ADS931 is a high speed pipelined analog-todigital converter that is specified to operate from standard +5V or +3V power supplies. This converter includes a high bandwidth track/hold and an 8-bit quantizer. The performance is specified with a singleended input range of 1V to 2V when operating off of a +3V supply. This device also allows for standard input ranges such as 2V to 4V or 2V to 3V, when operating on +5V supplies. The full scale input range is set by an external reference.

The ADS931 employs digital error correction techniques to provide excellent differential linearity for demanding imaging applications. Its low distortion and high SNR give the extra margin needed for telecommunications, video and test instrumentation applications. This high performance A/D converter is specified for performance at a 30MHz sampling rate. The ADS931 is available in a 28-Lead SSOP package.



International Airport Industrial Park • Mailing Address: PO Box 11400, Tucson, AZ 85734 • Street Address: 6730 S. Tucson Blvd., Tucson, AZ 85706 • Tel: (520) 746-1111 • Twx: 910-952-1111 Internet: http://www.burr-brown.com/ • FAXLine: (800) 548-6133 (US/Canada Only) • Cable: BBRCORP • Telex: 066-6491 • FAX: (520) 889-1510 • Immediate Product Info: (800) 548-6132

SPECIFICATIONS

At T_A = full specified temperature range unless otherwise noted. +V_S = LV_{DD} = +3V, specified single-ended input (1V to 2V) and sampling rate = 30MHz, unless otherwise specified. The input range is 2.25V to 3.25V when specified for +5V operation.

			ADS931E		
PARAMETER	CONDITIONS	MIN	TYP	MAX	UNITS
RESOLUTION			8		Bits
SPECIFIED TEMPERATURE RANGE	Ambient Air		-40 to +85	•	°C
ANALOG INPUT					
Specified Full Scale Input Range ⁽¹⁾	1Vр-р	+1.0		+2.0	V
Common-mode Voltage			+1.5		V
Analog Input Bias Current			1		μΑ
Input Impedance			1.25 5		MΩ pF
DIGITAL INPUTS					
Logic Family			/HCT Compatible C	1	
High Input Voltage, V _{IH}		+2.0		LV _{DD}	V
Low Input Voltage, VIL			140	+0.8	V
High Input Current, I _{IH}			±10		μΑ
Low Input Current, I _{IL} Input Capacitance			±10 5		μA pF
			5		pi
CONVERSION CHARACTERISTICS		Dist			
Start Conversion		10k	ng Edge of Convert	Clock	Somelas/-
Sample Rate Data Latency		IUK	5	JUIVI	Samples/s Clk Cycles
-			5		Cir Cycles
DYNAMIC CHARACTERISTICS					
Differential Linearity Error	$V_{S} = +3V$ and $+5V$		107	14.0	1.05
f = 500MHz			±0.7 ±0.7	±1.0	LSB LSB
f = 12.5MHz No Missing Codes	$V_{S} = +3V$ and $+5V$		±0.7 Guaranteed		LSB
Integral Nonlinearity Error, f = 500kHz	$V_{S} = +3V$ and $+5V$ $V_{S} = +3V$ and $+5V$		±1.0	±2.5	LSB
Spurious Free Dynamic Range ⁽²⁾	$V_S = +3V$ and $+5V$ $V_S = +3V$ and $+5V$		1.0	12.5	
f = 500 kHz (-1 dBFS input)			49		dBFS ⁽³⁾
f = 12.5MHz (-1dBFS input)		43	49		dBFS
Two-Tone Intermodulation Distortion ⁽⁴⁾					
f = 3.6MHz and 3.5MHz (-7dBFS each tone)			54		dBFS
Signal-to-Noise Ratio (SNR)	$V_{S} = +3V$ and $+5V$				
f = 500kHz (-1dBFS input)			48		dB
f = 12.5MHz (-1dBFS input)		44	48		dB
Signal-to-(Noise + Distortion) (SINAD)	$V_{S} = +3V$ and $+5V$				
f = 500 kHz (-1 dBFS input)		10	45		dB
f = 12.5MHz (-1dBFS input)		40	45		dB
Effective Number of Bits Differential Gain Error	$f = 12MHz^{(5)}$		7.2 2.3		Bits %
Differential Phase Error	NTSC, PAL NTSC, PAL		1		degrees
Output Noise	Input AC-Grounded		0.2		LSBs rms
Aperture Delay Time			2		ns
Aperture Jitter			7		ps rms
Analog Input Bandwidth					l .
Small Signal	-20dBFS Input		350		MHz
Full Power	0dBFS Input		100		MHz
Overvoltage Recovery Time ⁽⁶⁾			2		ns
DIGITAL OUTPUTS	C _L = 15pF				
Logic Family		TTL	/HCT Compatible C	MOS	
Logic Coding			Straight Offset Bina	ry	
High Output Voltage, V _{OH}		2.4		V _{DD}	V
Low Output Voltage, V _{OL}				0.4	V
3-State Enable Time			20	40	ns
3-State Disable Time	$\overline{OE} = H$		2	10	ns kO
Internal Pull-Down Power-Down Enable Time	Pwrdn = L		50 133		kΩ ns
Power-Down Disable Time	Pwrdn = L Pwrdn = H		18		ns
Internal Pull-Down	i widii – II		50		kΩ
		+			+
ACCURACY Gain Error	$V_{S} = +3V$ and $+5V$		2.4	3.5	%FS
Gain Error Input Offset ⁽⁷⁾	Referred to Ideal Midscale		2.4 ±6.5	3.5 ±25	mV
Power Supply Rejection (Gain)	$\Delta V_{\rm S} = +10\%$	42	±0.5 75	-20	dB
External REFT Voltage Range	∆ vS = +1070	42 REFB +0.5	2	V _S -0.8	V V
External REFB Voltage Range		0.8	1	REFT -0.5	v v
Reference Input Resistance		1 0.0		4	kΩ



SPECIFICATIONS (CONT)

At $T_A =$ full specified temperature range unless otherwise noted. +V_S = LV_{DD} = +3V, specified single-ended input (1V to 2V) and sampling rate = 30MHz, unless otherwise specified. The input range is 2.25V to 3.25V when specified for +5V operation.

		ADS931E			
PARAMETER	CONDITIONS	MIN	TYP	MAX	UNITS
POWER SUPPLY REQUIREMENTS					
Supply Voltage: +V _S	Operating	+2.7	+3.0	+5.5	V
Supply Current: +Is	$V_{S} = +3V$		23	29	mA
Power Dissipation	$V_{\rm S} = +3V$		69	87	mW
	$V_{S} = +5V$		154		mW
Power Dissipation (Power Down)	$V_{S} = +3V$		10		mW
	$V_{S} = +5V$		15		mW
Thermal Resistance, θ_{JA} 28-Lead SSOP			50		°C/W

NOTES: (1) The single-ended input range is set by REFB and REFT values. (2) Spurious Free Dynamic Range refers to the magnitude of the largest harmonic. (3) dBFS is dB relative to full scale. (4) Two-tone intermodulation distortion is referred to as the largest fundamental tone. (5) Based on (SINAD –1.76)/6.02. (6) No "Rollover" of bits. (7) Offset deviation from ideal negative full scale.

ABSOLUTE MAXIMUM RATINGS

+V _S +6V
+V _S
Logic Input
Case Temperature +100°C
Junction Temperature+150°C
Storage Temperature +150°C

PACKAGE/ORDERING INFORMATION

PRODUCT	PACKAGE	PACKAGE DRAWING NUMBER ⁽¹⁾	TEMPERATURE RANGE
ADS931E	28-Lead SSOP	324	-40°C to +85°C

NOTE: (1) For detailed drawing and dimension table, please see end of data sheet, or Appendix C of Burr-Brown IC Data Book.

ELECTROSTATIC DISCHARGE SENSITIVITY


This integrated circuit can be damaged by ESD. Burr-Brown recommends that all integrated circuits be handled with appropriate precautions. Failure to observe proper handling and installation procedures can cause damage.

ESD damage can range from subtle performance degradation to complete device failure. Precision integrated circuits may be more susceptible to damage because very small parametric changes could cause the device not to meet its published specifications.

The information provided herein is believed to be reliable; however, BURR-BROWN assumes no responsibility for inaccuracies or omissions. BURR-BROWN assumes no responsibility for the use of this information, and all use of such information shall be entirely at the user's own risk. Prices and specifications are subject to change without notice. No patent rights or licenses to any of the circuits described herein are implied or granted to any third party. BURR-BROWN does not authorize or warrant any BURR-BROWN product for use in life support devices and/or systems.




PIN CONFIGURATION



PIN DESCRIPTIONS

PIN	DESIGNATOR	DESCRIPTION			
1	+V _S	Analog Supply			
2	LV _{DD}	Output Logic Driver Supply Voltage			
3	NC	No Connection			
4	NC	No Connection			
5	Bit 8 (LSB)	Data Bit 8 (D7) LSB			
6	Bit 7	Data Bit 7 (D6)			
7	Bit 6	Data Bit 6 (D5)			
8	Bit 5	Data Bit 5 (D4)			
9	Bit 4	Data Bit 4 (D3)			
10	Bit 3	Data Bit 3 (D2)			
11	Bit 2	Data Bit 2 (D1)			
12	Bit 1 (MSB)	Data Bit 1 (D0) MSB			
13	GND	Analog Ground			
14	GND	Analog Ground			
15	CLK	Convert Clock Input			
16	ŌĒ	Output Enable, Active Low			
17	Pwrdn	Power Down Pin			
18	+V _S	Analog Supply			
19	GND	Analog Ground			
20	GND	Analog Ground			
21	LpBy	Positive Ladder Bypass			
22	REFT	Reference Voltage Top			
23	NC	No Connection			
24	REFB	Reference Voltage Bottom			
25	LnBy	Negative Ladder Bypass			
26	CM	Common-Mode Pin			
27	IN	Analog Input			
28	+V _S	Analog Supply			


TIMING DIAGRAM








TYPICAL PERFORMANCE CURVES


At $T_A = +25^{\circ}C$, $V_S = +3V$, specified single-ended input (-1dBFS) and sampling rate = 30MHz, unless otherwise specified.

















TYPICAL PERFORMANCE CURVES (CONT)


At $T_A = +25^{\circ}C$, $V_S = +3V$, specified single-ended input (-1dBFS) and sampling rate = 30MHz, unless otherwise specified.








TYPICAL PERFORMANCE CURVES (CONT)


At $T_A = +25^{\circ}C$, $V_S = +3V$, specified single-ended input (-1dBFS) and sampling rate = 30MHz, unless otherwise specified.
















THEORY OF OPERATION

The ADS931 is a high speed sampling analog-to-digital converter that utilizes a pipeline architecture. The fully differential topology and digital error correction guarantee 8-bit resolution. The track/hold circuit is shown in Figure 1. The switches are controlled by an internal clock which has a non-overlapping two phase signal, $\phi 1$ and $\phi 2$. At the sampling time the input signal is sampled on the bottom plates of the input capacitors. In the next clock phase, ϕ 2, the bottom plates of the input capacitors are connected together and the feedback capacitors are switched to the op amp output. At this time the charge redistributes between C_I and C_H, completing one track/hold cycle. The differential output is a held DC representation of the analog input at the sample time. In the normal mode of operation, the complementary input is tied to the common-mode voltage. In this case, the track/hold circuit converts a single-ended input signal into a fully differential signal for the quantizer. Consequently, the input signal gets amplified by a gain or two, which improves the signal-to-noise performance. Other parameters such as small-signal and full-power bandwidth, and wideband noise are also defined in this stage.




FIGURE 1. Input Track/Hold Configuration with Timing Signals.




FIGURE 2. Pipeline A/D Architecture.



The pipelined quantizer architecture has 7 stages with each stage containing a two-bit quantizer and a two bit digitalto-analog converter, as shown in Figure 2. Each two-bit quantizer stage converts on the edge of the sub-clock, which is the same frequency of the externally applied clock. The output of each quantizer is fed into its own delay line to time-align it with the data created from the subsequent quantizer stages. This aligned data is fed into a digital error correction circuit which can adjust the output data based on the information found on the redundant bits. This technique provides the ADS931 with excellent differential linearity and guarantees no missing codes at the 8-bit level.

To accommodate a bipolar signal swing, the ADS931 operates with a common-mode voltage (V_{CM}) which is derived from the external references. Due to the symmetric resistor ladder inside the ADS931, V_{CM} is situated between the top and bottom reference voltage. Equation (1) can be used for calculating the common-mode voltage level.

$$V_{\rm CM} = (\rm REFT + \rm REFB)/2$$
(1)

At the same time, the two external reference voltage levels define the full-scale input range for the ADS931. This makes it possible for the input range to be adapted to the signal swing of the front end.

APPLICATIONS

SIGNAL SWING AND COMMON-MODE CONSIDERATIONS

The ADS931 is primarily designed and specified for a +3V single supply voltage. However, due to its supply range of +2.7V to +5.25V, it is well suited for +5V applications. The nominal input signal swing is 1Vp-p, situated between +1V and +2V. This means that the signal swings ± 0.5 V around a common-mode voltage of +1.5V when using a 3V rail, or typically +2.75V on a 5V supply. In some applications, it might be advantageous to increase the input signal swing. For example, increasing it to 2Vp-p may improve the achievable signal-to-noise performance. However, consideration should be given to keeping the signal swing within the linear range of operation of the driving circuitry to avoid any excessive distortion. In extreme situations, the performance

of the converter will start to degrade due to large variations of the input's switch ON resistance over the input voltage. Therefore, the signal swing should remain approximately 0.5V away from each rail during normal operation.

DRIVING THE ANALOG INPUTS AC-COUPLED DRIVER

Figure 3 shows an example of an ac-coupled, single-ended interface circuit using a high speed op amp which operates on dual supplies (OPA650, OPA658). The mid-point reference voltage, (V_{CM}), biases the bipolar, ground-referenced input signal. The capacitor C_1 and resistor R_1 form a high-pass filter with the –3dB frequency set at

$$f_{-3dB} = 1/(2 \pi R_1 C_1)$$
(2)

The values for C_1 and R_1 are not critical in most applications and can be set freely. The values shown in Figure 3 correspond to a corner frequency of 1.6kHz.




FIGURE 3. AC-Coupled, Single-Ended Interface Circuit.

Figure 4 depicts a circuit that can be used in single-supply applications. The mid-reference voltage biases the op amp up to the appropriate common-mode voltage, for example $V_{CM} = +1.5V$. With the use of capacitor C_G , the DC gain for the non-inverting op amp input is set to +1V/V. As a result, the transfer function is modified to

$$V_{OUT} = V_{IN} \{ (1 + R_F/R_G) + V_{CM} \}$$
(3)

ADS931




FIGURE 4. +5V Single-Supply Interface Circuit Example Using the Voltage Feedback Amplifier OPA680.



Again, the input coupling capacitor C_1 and resistor R_1 form a high-pass filter. At the same time, the input impedance is defined by R₁. Although many high-speed op amps operate on single supply voltages down to +3V, their ac-performance is often lower when compared to their +5V acperformance. This is especially true at signal frequencies of 5MHz or higher, where noticeable degradation is exhibited that will limit the performance of the system. If possible, the op amp and A/D converter pair should be supplied with +5V and the common-mode voltage set to +2.5V, which is usually the preferred dc bias level for single-supply op amps. Keeping the signal swing within 1Vp-p prevents the op amp from exhibiting excessive distortion caused by its slew-rate limitations. Depending on the selected amplifier, the use of a pull-up or pull-down resistor (Rp) located directly at its output may considerably improve the distortion performance. Resistor R_S isolates the op amp's output from the capacitive load to avoid gain peaking or even oscillation. It can also be used to establish a defined bandwidth in order to roll off the high frequency noise. The value of R_S is usually set between 10Ω and 100Ω .

DC-COUPLED INTERFACE CIRCUIT

Shown in Figure 5 is a single-supply, DC-coupled circuit which can be set in a gain of -1V/V or higher. Depending on the gain, the divider ratio set by resistors R_1 and R_2 must be adjusted to yield the correct common-mode voltage for the ADS931. With a +3V supply, the input signal of the ADS931 is 1Vp-p, typically centered around the common-mode voltage of +1.5V, which can be derived from the external references.

EXTERNAL REFERENCE

The ADS931 requires external references on pin 22 (REFT) and pin 24 (REFB). Internally those pins are connected by the resistor ladder, which has a nominal resistance of $4k\Omega$

($\pm 15\%$). In order to establish a correct voltage drop across the ladder, the external reference circuit must be able to supply typically 250µA of current. With this current the fullscale input range of the ADS931 is set between +1V and +2V, or 1Vp-p. In general, the voltage drop across REFT and REFB determines the input full-scale range (FSR) of the ADS931. Equation (4) can be used to calculate the span.

$$FSR = REFT - REFB$$
(4)

Depending on the application, several options are possible to supply the external reference voltages to the ADS931 without degrading the typical performance.

LOW-COST SOLUTION

The easiest way to achieve the required reference voltages is to place the reference ladder of the ADS931 between the supply rails, as shown in Figure 6. Two additional resistors (R_T , R_B) are necessary to set the correct current through the ladder. The table in Figure 6 lists the value for several possible configurations, however depending on the desired full-scale swing and supply voltage, different resistor values might be selected.

The trade-offs, when selecting this reference circuit, are the variations in the reference voltages due to component tolerances, temperature drift and power supply variations. In any case, it is recommended to bypass the reference ladder with at least 0.1μ F ceramic capacitors, as shown in Figure 6. The purpose of the capacitors is twofold. They will bypass most of the high frequency noise which results from feedthrough of the clock and switching noise from the sample and hold stages. Secondly, they serve as a charge reservoir to supply instantaneous current to internal nodes.

HIGH ACCURACY SOLUTION

For those application demanding a higher level of dc accuracy and drift a reference circuit with a precision reference element might be used (see Figure 7). A stable +1.2V




FIGURE 5. Single-Ended, DC-Coupled Interface Circuit.






FIGURE 6. Low-cost Solution to Supply External Reference Voltages.




FIGURE 7. High Accuracy Solution to Supply External Reference Voltages.

reference voltage is established by a two terminal bandgap reference diode, the REF1004-1.2. Using a general-purpose single-supply dual operational amplifier (A₁), like an OPA2237, OPA2234 or MC34072, the two required reference voltages for the ADS931 can be generated by setting each op amp to the appropriate gain; for example: set REFT to +2V and REFB to +1V.

CLOCK INPUT

The clock input of the ADS931 is designed to accommodate either +3V or +5V CMOS logic levels. To drive the clock input with a minimum amount of duty cycle variation and support the maximum sampling rate (30MSPS), high speed or advanced CMOS logic should be used (HC/HCT, AC/ACT). When digitizing at high sampling rates, a 50%



duty cycle, along with fast rise and fall times (2ns or less), are recommended to meet the rated performance specifications. However, the ADS931 performance is tolerant to duty cycle variations of as much as $\pm 10\%$, which should not affect the performance. For applications operating with input frequencies up to Nyquist ($f_{CLK}/2$) or undersampling applications, special consideration must be made to provide a clock with very low jitter. Clock jitter leads to aperture jitter (t_A) which can be the ultimate limitation to achieving good SNR performance. Equation (5) shows the relationship between aperture jitter, input frequency and the signal-to-noise ratio:

SNR = 20log10 [1/(2
$$\pi$$
 f_{IN} t_A)] (5)

DIGITAL OUTPUTS

The digital outputs of the ADS931 are standard CMOS stages and designed to be compatible to both high speed TTL and CMOS logic families. The logic thresholds are for low-voltage CMOS: $V_{OL} = 0.4V$, $V_{OH} = 2.4V$, which allows the ADS931 to directly interface to 3V logic. The digital output driver of the ADS931 uses a dedicated digital supply pin (pin 2, LV_{DD}), see Figure 8. By adjusting the voltage on LV_{DD} , the digital output levels will vary respectively. It is recommended to limit the fan-out to one in order to keep the capacitive loading on the data lines below the specified 15pF. If necessary, external buffers or latches may be used to provide the added benefit of isolating the A/D converter from any digital activities on the bus coupling back high frequency noise, which degrades the performance.

SINGLE-ENDED INPUT	STRAIGHT OFFSET BINARY (SOB) PIN 12 FLOATING or LO
+FS (IN = REFT Voltage) +FS -1LSB +FS -2LSB +3/4 Full Scale +1/2 Full Scale +1/4 Full Scale +1LSB Bipolar Zero (IN +1.5V)	1111111 1111111 1111111 1110000 1100000 1010000 1000001 1000000
-1LSB -1/4 Full Scale -1/2 Full Scale -3/4 Full Scale -FS +1LSB -FS (IN = REFB Voltage)	01111111 01100000 0100000 00100000 000000

TABLE I. Coding Table for the ADS931.

POWER-DOWN MODE

The ADS931's low power consumption can be reduced even further by initiating a power-down mode. For this, the Power Down pin (pin 17) must be tied to a logic "High" reducing the current drawn from the supply by approximately 84%. In normal operation, the power-down mode is disabled by an internal pull-down resistor ($50k\Omega$).




FIGURE 8. Independent Supply Connection for Output Stage.

During power-down, the digital outputs are set in 3-state. With the clock applied, the converter does not accurately process the sampled signal. After removing the power-down condition, the output data from the following 5 clock cycles is invalid (data latency).

DECOUPLING AND GROUNDING CONSIDERATIONS

The ADS931 has several supply pins, one of which is dedicated to supply only the output driver (LV_{DD}) . The remaining supply pins are not divided into analog and digital supply pins $(+V_S)$ since they are internally connected on the chip. For this reason, it is recommended that the converter be treated as an analog component and to power it only from the analog supply. Digital supply lines often carry high levels of noise which can couple back into the converter and limit performance.

Because of the pipeline architecture, the converter also generates high frequency transients and noise that are fed back into the supply and reference lines. This requires that the supply and reference pins be sufficiently bypassed. Figure 9 shows the recommended decoupling scheme for the analog supplies. In most cases, 0.1μ F ceramic chip capacitors are adequate to keep the impedance low over a wide frequency range. Their effectiveness largely depends on the proximity to the individual supply pin. Therefore, they should be located as close as possible to the supply pins. In addition, one larger bipolar capacitor (1μ F to 22μ F) should be placed on the PC board in proximity of the converter circuit.




FIGURE 9. Recommended Bypassing for Analog Supply Pins.

