SPECIAL FUNCTIONS DATABOOK

NATIONAL SEMICONDUCTOR



SPECIAL FUNCTIONS DATABOOK

NATIONAL SEMICONDUCTOR



© National Semiconductor Corporation 2900 Semiconductor Drive, Santa Clara, California 95051 (408) 737-5000/TWX (910) 339-9240

National does not assume any responsibility for use of any circuitry described; no circuit patent licenses are implied, and National reserves the right, at any time without notice, to change said circuitry.



products.

Edge Index by Function

Operational Amplifiers

Buffers

Instrumentation Amplifiers

Sample & Hold Amplifiers

Comparators

Non-Linear Functions

Precision Voltage Regulators and References

Analog Switches

MOS Clock Drivers

Digital Drivers

A-D Converters

D-A Converters

Data Acquisition Cards

Active Filters & Telecommunication Products

Precision Networks

Application Notes

Appendices/Physical Dimensions

functions from operational amplifiers to converters with capabilities beyond those of current monolithic technology.

The Special Functions Databook is the only National Semiconductor publication that contains complete

information on all of our hybrid semiconductor

Included are precision thin film and thick film

products which provide the user with standard

Product selection guides and an application section are also included. For information on new products, contact your local National Semiconductor sales office.

2

3

4

5

6

8

9

10

11

12

13

14

15

16

17



Section 1 Operational Amplifiers
Operational Amplifier Selection Guide
LH0001 Low Power Operational Amplifier
LH0001A/LH0001AC Micropower Operational Amplifier1-7
LH0003/LH0003C Wide Bandwidth Operational Amplifier 1-10
LH0004/LH0004C High Voltage Operational Amplifier 1-12
LH0005/LH0005A Operational Amplifier1-15
LH0005C Operational Amplifier1-18
LH0020/LH0020C High Gain Operational Amplifier1-20
LH0021/LH0021C 1.0 Amp Power Operational Amplifier
LH0021/LH0021C 1.0 Amp Power Operational Amplifier LH0041/LH0041C 0.2 Amp Power Operational Amplifier
LH0022/LH0022C High Performance FET Op Amp LH0042/LH0042C Low Cost FET Op Amp
LH0042/LH0042C Low Cost FET Op Amp LH0052/LH0052C Precision FET Op Amp
LH0024/LH0024C High Slew Operational Amplifier
LH0024/LH0024C High Siew Operational Amplifier 1-39
LH0032/LH0032C Ultra Fast FET Operational Amplifier
LH0044 Series Precision Low Noise Operational Amplifiers 1-44
LH0045/LH0045C Two Wire Transmitter1-50
LH0061/LH0061C 0.5 Amp Wide Band Operational Amplifier 1-61
LH0062/LH0062C High Speed FET Operational Amplifier 1-64
LH740A/LH740AC FET Input Operational Amplifier
LH2101A/LH2201A/LH2301A Dual High Performance Op Amp 1-72
LH2108/LH2208/LH2308, LH2108A/LH2208A/LH2308A
Dual Super Beta Op Amp
LH24250/LH24250C Dual Programmable Micropower Op Amp 1-76
Section 2 Buffers
Buffer Amplifier Selection Guide
LH0002/LH0002C Current Amplifier
Luggari Hogac LH0063/LH0063C Fast and Damn Fast
Buffer Amplifiers
LH2110/LH2210/LH2310 Dual Voltage Follower2-18
Section 3 Instrumentation Amplifiers
Instrumentation Amplifier Selection Guide
LH0036/LH0036C Instrumentation Amplifier
LH0037/LH0037C Low Cost Instrumentation Amplifier
LH0038/LH0038C True Instrumentation Amplifier3-15
LUCORAL HOORAC Digitally Programmable
Instrumentation Amplifier
LF152/LF252/LF352 FET Input Instrumentation Amplifier
Section 4 Sample & Hold Amplifiers
Sample and Hold Amplifier Selection Guide
LH0023/LH0023C, LH0043/LH0043C Sample and Hold Circuits 4-4
LH0053/LH0053C High Speed Sample and Hold Amplifier4-12
LF198/LF298/LF398 Monolithic Sample and Hold Circuits4-18
Section 5 Comparators
LH2111/LH2211/LH2311 Dual Voltage Comparator5-3



Section 6 Non-Linear Functions
Non-Linear Function Selection Guide 6-
LH0091 True RMS-to-DC Converter6-
LH0094 Multifunction Converter6-
Section 7 Precision Voltage Regulators and References
Precision Reference and Regulator Selection Guide7-
LH0070 Series Precision BCD Buffered Reference
LH0071 Series Precision Binary Buffered Reference7-4
LH0075 Positive Precision Programmable Regulator
LH0076 Negative Precision Programmable Regulator
LM129/LM329 Precision Reference
LM199A/LM299A/LM399A Precision Reference
Section 8 Analog Switches
Analog Switch Selection Guide8-3
Analog Switches/Multiplexers Selection Guide8-4
Analog Switches Cross Reference Guide8-6
AH0014/AH0014C DPDT, AH0015C Quad SPST, AH0019/AH0019C Dual DPST-TTL/DTL Compatible
AH0019/AH0019C Dual DPST-TTL/DTL Compatible
Analog Switches8-7
AH0120/AH0130/AH0140/AH0150/AH0160 Series Analog Switches
AH2114/AH2114C DPST Analog Switch
Section 9 MOS Clock Drivers
MOS Clock Driver Selection Guide
MH0007/MH0007C DC Coupled MOS Clock Driver
MH0009/MH0009C DC Coupled Two Phase MOS Clock Driver 9-6
MH0012/MH0012C High Speed MOS Clock Driver
MH0013/MH0013C Two, Phase MOS Clock Driver9-10
DS0025/DS0025C Two Phase MOS Clock Driver
DS0026, DS0056 5 MHz Two Phase MOS Clock Drivers9-17
Section 10 Digital Drivers
Digital Driver Selection Guide10-3
DH0006/DH0006C Current Driver
DH0008/DH0008C High Voltage, High Currevt Driver
DH0011/DH0011C/DH0011CN High Voltage
High Current Drivers
DH0016CN, DH0017CN, DH0018CN High Voltage High Current Drivers
DH0028C/DH0029CN Hammer Driver
DH0028C/DH0028CN Hammer Driver
DH0034/DH0034C High Speed Dual Level Translator
DH0035/DH0035C Pin Diode Driver
Section 11 A-D Converters
Analog-to-Digital Converters11-3
A/D-D/A Converter/DVM Selection Guide
ADC1210, ADC1211 12-Bit CMOS A/D Converters



,
Section 11 A-D Converters (continued)
DM2502, DM2503, DM2504 Successive Approximation
Registers
MM54C905/MM74C905 12-Bit Successsive Approximation Register
10gisto:
Section 12 D-A Converters
Digital-to-Analog Converter Selection Guide
DAC1200/DAC1201 12-Bit (Binary) Digital-to-Analog Converters
DAC1202/DAC1203 3-Digit (BCD) Digital-to-Analog Converters 12-4
DAC1280, DAC1285 12-Bit (Binary), DAC1286, DAC1287 3-Digit (BCD) Digital-to-Analog Converters
(BOD) Digital-to-Analog Converters
Section 13 Data Acquisition Cards
ADS1216HC 16-Channel, 12-Bit Data Acquisition System
with Memory
Section 14 Active Filters & Telecommunication Products
Active Filter (Building Blocks) Selection Guide
Active Filter (Tuned) Selection Guide
AF99 Tunable Bandpass Oscillator
AF100 Universal Active Filter
AF151 Dual Universal Active Filter
AF161 Dual Universal Active Filter
AF101 High Band Splitter14-82
AF101 High Band Splitter
AF103 Low Band Splitter
AF111, AF112, AF113, AF114 Dual Filters
AF121, AF122 DTMF Bandpass Filters14-90
AF132 Dual PCM Transmit/Receive Filter
AF133, AF134 PCM Transmit/Receive Filter
AF137 Dual PCM Transmit/Receive Filter
AF104/AF105 AGC Amplifier
AF110 Dual Detector and Comparator
AF120 Generalized Impedance Converter, GIC
The same of the sa
Section 15 Precision Networks
RA201 Precision Instrumentation Amplifier Resistor Network 15-3
Section 16 Application Notes
AN-10, Low Power Operational LH0001 Amplifier
AN-13, Application of the LH0002 Current Amplifier 16-7
AN-28, High-Speed MOS Commutators
AN-33, Analog-Signal Commutation
AN-38, Application of MOS Analog Switches16-25
AN-48, Applications for a New Ultra-High-Speed Buffer
AN-49, Pin Diode Drivers
AN-63, New Design Techniques for FET Op Amps



Section 16 Application Notes (continued)
AN-75, Applications for a High Speed FET Input Op Amp16-55
AN-76, Applying Modern Clock Drivers to MOS Memories 16-59
AN-156, Specifying A/D and D/A Converters
AN-159, Data Acquisition System Interface to Computers 16-75
AN-180, RMS Converters and Their Applications16-93
AN-215, Digital Telephony and the IC CODEC
AN-219, Gain Measurements in a CODEC System16-113
AN-221, Applications of Hybrid Active Filters to
Telecommunications Systems
MB-9, MOS Clock Drivers16-121
LB-2, Feedforward Compensation Speeds Op Amp 16-123
LB-14, Speed Up the LM108 Feedforward Compensation16-125
LB-17, LM118 Op Amp Siews 70 V/μs
TP3000 CODEC System
Section 17 Appendices/Physical Dimensions
Reliability and the Hybrid Device
Production Flow
883B/RETS™ Program
Package Outlines
Heat Sinks & Sockets
1/-35

Alphanumerical Index



ADC1210, ADC1211 12-Bit CMOS A/D Converters	11-5
ADS1216HC 16-Channel, 12-Bit Data Acquisition System with Memory	13.3
AF99 Tunable Bandpass Oscillator	
AF100 Universal Active Filter	
AF101 High Band Splitter	
AF102 Dial Tone Reject Filter	
AF103 Low Band Splitter	
AF104/AF105 AGC Amplifier	
AF110 Dual Detector and Comparator	
AF111, AF112, AF113, AF114 Dual Filters	
AF120 Generalized Impedance Converter, GIC	
AF121, AF122 DTMF Bandpass Filters	
AF132 Dual PCM Transmit/Receive Filter	
AF133, AF134 PCM Transmit/Receive Filter	
AF137 Dual PCM Transmit/Receive Filter	
AF150 Universal Wideband Active Filter	
AF151 Dual Universal Active Filter	
AF160 Universal Wideband Active Filter	
AF161 Dual Universal Active Filter	
AH0014/AH0014C DPDT AH0015C Quad SPST.	
AH0014/AH0014C DPDT, AH0015C Quad SPST, AH0019/AH0019C Dual DPST-TTL/DTL Compatible	
Analog Switches	8-7
AH0120/AH0130/AH0140/AH0150/AH0160 Series Analog Switches	8.10
AH2114/AH2114C DPST Analog Switch	
DAC1200/DAC1201 12-Bit (Binary) Digital-to-Analog Converters	
DAC1202/DAC1203 3-Digit (BCD) Digital-to-Analog Converters	12-4
DAC1280, DAC1285 12-Bit (Binary), DAC1286, DAC1287 3-Digit	
(BCD) Digital-to-Analog Converters	
DH0006/DH0006C Current Driver	10-4
DH0008/DH0008C High Voltage, High Current Driver	10-7
DH0011/DH0011C/DH0011CN High Voltage High Current Drivers	10-10
DH0016CN, DH0017CN, DH0018CN High Voltage	10-10
High Current Drivers	10-13
DH0028C/DH0028CN Hammer Driver	
DH0034/DH0034C High Speed Dual Level Translator	
DH0035/DH0035C Pin Diode Driver	
DM2502, DM2503, DM2504 Successive Approximation	
Registers	11-15
DS0025/DS0025C Two Phase MOS Clock Driver	
DS0026, DS0056 5 MHz Two Phase MOS Clock Drivers	
LF152/LF252/LF352 FET Input Instrumentation Amplifier	
LF198/LF298/LF398 Monolithic Sample and Hold Circuits	
LH0001 Low Power Operational Amplifier	
LH0001A/LH0001AC Micropower Operational Amplifier	
LH0002/LH0002C Current Amplifier	
LH0003/LH0003C Wide Bandwidth Operational Amplifier	
LH0004/LH0004C High Voltage Operational Amplifier	
LH0005/LH0005A Operational Amplifier	1-15

Alphanumerical Index



LH0005C Operational Amplifier	
LH0020/LH0020C High Gain Operational Amplifier	1-20
LH0021/LH0021C 1.0 Amp Power Operational Amplifier	1-22
LH0022/LH0022C High Performance FET Op Amp	
LH0023/LH0023C, LH0043/LH0043C Sample and Hold Circuits	
LH0024/LH0024C High Slew Operational Amplifier	
LH0032/LH0032C Ultra Fast FET Operational Amplifier	1-39
LH0033/LH0033C, LH0063/LH0063C Fast and Damn Fast Buffer Amplifiers	
LH0036/LH0036C Instrumentation Amplifier	
LH0037/LH0037C Low Cost Instrumentation Amplifier	
LH0038/LH0038C True Instrumentation Amplifier	
LH0041/LH0041C 0.2 Amp Power Operational Amplifier	
LH0042/LH0042C Low Cost FET Op Amp	1-29
LH0044 Series Precision Low Noise Operational Amplifiers	1-44
LH0045/LH0045C Two Wire Transmitter	
LH0052/LH0052C Precision FET Op Amp	
LH0053/LH0053C High Speed Sample and Hold Amplifier	
LH0061/LH0061C 0.5 Amp Wide Band Operational Amplifier	1-61
LH0062/LH0062C High Speed FET Operational Amplifier	1-64
LH0070 Series Precision BCD Buffered Reference LH0071 Series Precision Binary Buffered Reference	
LH0075 Positive Precision Programmable Regulator	
LH0076 Negative Precision Programmable Regulator	7-13
LH0084/LH0084C Digitally Programmable Instrumentation Amplifier	3-26
LH0091 True RMS-to-DC Converter	. 6-4
LH0094 Multifunction Converter	. 6-9
LH2101A/LH2201A/LH2301A Dual High Performance Op Amp	1-72
LH2108/LH2208/LH2308, LH2108A/LH2208A/LH2308A Dual Super Beta Op Amp	1-74
LH2110/LH2210/LH2310 Dual Voltage Follower	2-18
LH2111/LH2211/LH2311 Dual Voltage Comparator	. 5-3
_H24250/LH24250C Dual Programmable Micropower Op Amp	1-76
_H740A/LH740AC FET Input Operational Amplifier	1-70
_M129/LM329 Precision Reference	7-18
_M199A/LM299A/LM399A Precision Reference	
MH0007/MH0007C DC Coupled MOS Clock Driver	. 9-4
MH0009/MH0009C DC Coupled Two Phase MOS Clock Driver	
MH0012/MH0012C High Speed MOS Clock Driver	
MH0013/MH0013C Two Phase MOS Clock Driver	9-10
MM54C905/MM74C905 12-Bit Successsive Approximation Register	1-20



Section 1.

Operational Amplifiers



Section 1. Operational Amplifiers

-	Input Offset Voltage	input Offset Voitage Drift	Input Offset Current	Input Bias Current	Voltage Gain	Bandwidth	Slew Rate		Supply	Voltage	Tem	perature R	ange	
Features	Max (mV)	Typ (µV/°C)	Max (nA)	Max (nA)	Min (Volts/mV)	Ay = 1 Typ (MHz)	A _V = 1 Typ (V/μs)	Output Current (mA)	Min (V)	Max (V)	~55°C to	-25°C to	0°C to 70°C	Page Numbe
Micropower Low Drift	1	4	20	100	25	1	0.25	±5	±5	± 20	LH0001		 	1-4
	2.5	3	20	100	25	1	0.25	±5	±5	± 20	LH0001A		ļ	1.7
	5	3	60	200	25	1	0.25	±5	±5	± 20		LH0001AC	<u> </u>	1-7
Wideband	3	4	200	2000	15	30	30	± 100	±5	± 20	LH0003	LH0003C		1-10
High Voltage	1	4	20	100	30	1	0.25	± 15	±5	± 45	LH0004	i	1	1-12
	1.5	4	45	120		11	0.25	± 15	±5	± 45		LH0004C	ĺ	1-12
Wideband	3	10	5	25	4	30 (1)	20 (1)	±50	±9	± 20	LH0005A			1-15
	10	20	20	50	2	30 (1)	20 (1)	±50	±9	±20	LH0005		,	1-15
	10	25	25	100	2	30 (1)	20 (1)	±50	±9	± 20	L	LH0005C	l	1-18
High Gain Medium Power	2.5	10	50	250	100	1	0.25	±40	±5	± 22	LH0020			1-20
	6	10	200	500	50	1	0.25	±40	±5	± 22	L	LH0020C		1-20
High Power	3	3	100	300	100	1	3	±1000	±5	± 18	LH0021			1-22
	6	5	200	500	100	1	3	± 1000	±5	± 18	1	LH0021C)	1-22
	6	5	100 200	300 500	100 100	1	3	±200	±5	±18	LH0041			1-22
	4	5	100	300	50	15	3 70	±200 ±500	±5 ±5	± 18		LH0041C		1-22
	10	5	200	500	25	15	70	±500	±5	± 18	LH0061	LH0061C	1	1-61 1-61
General Purpose FET Input	4	5	0.002	0.01	100	1	3	±10	±5	±22	LH0022	CHOOSIC	—— —	-
	6	5	0.005	0.025	75	1	3	± 10	±5	±22	LH0022	LH0022C		1-29 1-29
	20	5	0.005	0.025	50	1	3	±10	±5	±22	LH0042	LHUUZZC		1-29
	20	10	0.01	0.05	25	1	3	±10	±5	± 22		LH0042C		1.29
	0.5	2	0.0005	0.0025	100	1	3	±10	±5	± 22	LH0052			1-29
	1	5	0.001	0.005	75	1	3	±10	±5	±22		LH0052C		1-29
Wideband High Slew Rate	4	20	5.000	30,000	4	50	500	±10	±9	±18	LH0024			1-36
	8	25	15,000	40,000	3	50	400	± 10	±9	± 18		LH0024C		1-36
Wideband FET Input	5	25	0.025	0.1	1	70	500	±10	±5	± 18	LH0032			1-39
	15	25	0.05	0.2	1	70	500	± 10	±5	± 18	· .	LH0032C		1-39
Precision FET Input	0.05	0.2	5	30	500	0.4	0.06	± 1.3	±3	±20	LH0044			1-44
	0.1 0.025	0.2	5	30	500	0.4	0.06	± 1.3	±3	±20		LH0044C		1-44
	0.025	0.1	2.5 2.5	15 15	1,000	0.4	0.06	±1.3	±3	±20	LH0044A			1-44
	0.025	0.2	5	30	500	0.4 0.4	0.06	±1.3 ±1.3	±3 ±3	±20 ±20		LH0044AC		1-44
Medium Speed, FET Input	5	5	0.002	0.01	50							LH0044B		1-44
mediani opeca, i ci inpat	15	10	0.002	0.01	25	15 15	70 70	±6	±5 ±5	± 20 ± 20	LH0062			1-64
Dual Precision	2	15										LH0062C		1-64
2 00. 1 /00/0/0/	2	15	10	75 75	50 50	1	0.5 0.5	±5 ±5	±3	±22	LH2101A			1-72
	7.5	30	50	250	25	- 1	0.5	±5	±3 ±3	±22 ±22		LH2201A	LH2301A	1-72
· ·	0.5	5	0.2	2	80	- i	0.3	±1	±3 ±2	±22 ±20	LH2108A		LH2301A	1-72 1-74
	0.5	5	0.2	2	80	1	0.3	±1	±2	±20		LH2208A		1.74
	0.5	5	1.0	7	80	1	0.3	±1	±2	±20			LH2308A	1.74
ļ	2	15	0.2	2	50	1]	0.3	±1	±2	±20	LH2108	ļ		1-74
	2 7.5	15 30	0.2	2	50	1	0.3	#1	±2	±20	ĺ	LH2208		1.74
			1.0	7	50	1	0.3	±1	±2	±20			LH2308	1-74
Dual Low Power	3 6	1	5	15	100	0.25	0.16	±0.75	±1	±18	LH24250			1-76
	6		10	30	75	0.25	0.16	±0.75	±1	±18		LH24250C		1.76

Note: For information on monolithic operational amplifiers, consult the *Linear Databook* Note 1: Specified for A. = = 10



Amplifiers

LH0001 Low Power Operational Amplifier

general description

The LH0001 is a general purpose operational amplifier designed for extremely low quiescent power. Typical NO-load dissipation at 25° C is 2 milliwatts at $V_S = \pm 15$ volts, and 0.5 milliwatts at $V_S = \pm 5$ volts. Even with this low power dissipation, the LH0001 will deliver ± 10 volts into a 2K load with ± 15 volt supplies, and typical short circuit currents of 20 to 30 milliamps. Additional features are:

- Operation from ±5V to ±20V
- Very low offset voltage: typically 200 μV at 25°C, 600 μV at -55°C to 125°C


- Very low input offset current: typically 3 nA at 25°C, 6 nA at -55°C
- Low noise: typically 3 μV rms

COMPENSATION

- Frequency compensation with 2 small capacitors
- Output may be clamped at any desired level
- Output is continuously short circuit proof

The LH0001 is ideally suited for space borne applications or where battery operated equipment requires extremely low power dissipation.

schematic and connection diagrams



INPUT 4 3 8 BIAS COMPENSATION


TOP VIEW

Note: Pin 7 must be grounded or connected to a voltage at least 5 volts more negative than the positive supply (Pin 9). Pin 7 may be connected to the negative supply however the standby current will be increased. A resistor may be inserted in series with Pin 7 up to a maximum of 100 k Ω per volt for the voltage difference between Pin 3 and Pin 9.


Order Number LH0001H See Package H10B

typical applications

Voltage Follower




Integrator with Bias Current Compensation




*Previously called NH0001

Voltage Comparator for Driving MOS Circuits



External Current Limiting Method



absolute maximum ratings

Supply Voltage Power Dissipation (see Curve) Differential Input Voltage Input Voltage

Short Circuit Duration (Note 1) Operating Temperature Range Storage Temperature Range

Lead Temperature (Soldering 10 sec.)

±20V

400 mW ±7V

Equal to supply

Continuous -55°C to +125°C

-65°C to +150°C

300°C


electrical characteristics (Note 2)


PARAMETER	TEMP (°C)	CONDITIONS	MIN	TYP	MAX	UNITS
Input Offset Voltage	25 -55 to 125	$R_S \le 100 \Omega$ $R_S \le 100 \Omega$		0.2 0.6	1.0 2.0	mV mV
Input Offset Current	25 to 125 -55	0.2		0.0	20	nA nA
Input Bias Current	25 to 125 -55				100 300	nA nA
Supply Current (+)	25 125 -55	V _S = ±20V V _S = ±20V V _S = ±20V		90 70 100	125 100 150	μΑ μΑ μΑ
Supply Current (~)	25 125 –55	V _S = ±20V V _S = ±20V V _S = ±20V		60 45 75	90 75 125	μΑ μΑ μΑ
Voltage Gain	-55 to 25 125	$R_L = 100 \text{ K}\Omega$, $V_S = \pm 15 \text{V}$, $V_{OUT} = \pm 10 \text{V}$ $R_L = 100 \text{ K}\Omega$, $V_S = \pm 15 \text{V}$, $V_{OUT} = \pm 10 \text{V}$	25 10	60 30	,	V/mV V/mV
V _{OUT}	25 -55 125	$V_S = \pm 15V$, $R_L \approx 2K$ $V_S = \pm 15V$, $R_L \approx 2K$ $V_S = \pm 15V$, $R_L = 2K$	10 9 11	11.5 10.5 12.5		V V
Common Mode Rejection Ratio	-55 to 125	$V_S = \pm 15V$, $V_{IN} = \pm 10V$, $R_S \le 100 \Omega$	70	90		dB
Power Supply Rejection Ratio	-55 to 125	V_S = ±15V, Δ V = 5V to 20V, R_S = \leq 100 Ω	70	90		dB
Input Resistance	25		0.5	1.5		MΩ
Average Temperature Coefficient of Offset Voltage	-55 to 125	$R_{\rm S} \le 100\Omega$		4		μV/°C
Average Temperature Coefficient of Bias Current	-55 to 125			0.4		μΑ/°C
Equivalent Input Noise Voltage	25	$R_S = 1K$, $f = 5$ Hz to 1000 Hz, $V_S = \pm 15V$		3.0		μV rms


Note 1: Based on maximum short circuit current of 50 mA, device may be operated at any combination of supply voltages, and temperature to be within rated power dissipation (see Curve).

Note 2: These specifications apply for Pin 7 grounded, for $\pm 5V \le V_S \le \pm 20V$, with Capacitor C1 = 39 pF from Pin 1 to Pin 10, and C2 = 22 pF from Pin 5 to ground, unless otherwise specified.


guaranteed performance







typical performance characteristics



Amplifiers

National Semiconductor

LH0001A/LH0001AC Micropower Operational Amplifier

general description

The LH0001A/LH0001AC is a micropower, high performance integrated circuit operational amplifier designed to have a no load power dissipation of less than 0.5 mW at $V_S=\pm5V$ and less than 2 mW at $V_S=\pm20V$. Open loop gain is greater than 50k and input bias current is typically 20 nA.

features


- 1.0 mV Typical low offset voltage
- 5 nA Typical low offset current
- 3 μVrms Typical low noise
- Simple frequency compensation
- Moderate bandwidth and slewrate

■ Output short circuit proof

The LH0001A/LH0001AC may be substituted directly for the LH0001/LH0001C. Low power consumption, high open loop gain, and excellent input characteristics make the LH0001A an ideal amplifier for many low power applications such as battery powered instrument or transducer amplifiers.


The LH0001A is specified for operation over the -55°C to $+125^{\circ}\text{C}$ military temperature range. The LH0001AC is specified for operation over the 0°C to $+85^{\circ}\text{C}$ temperature range.

schematic diagram*



*Pin shown for TO-5 package


typical application*



Integrator with Bias Compensation


connection diagrams

Metal Can Package



Order Number LH0001AH or LH0001ACH See Package H10F

Cavity Dual-In-Line Package



Order Number LH0001AD or LH0001ACD See Package D14E

absolute maximum ratings


±20V Supply Voltage Power Dissipation (See curve) 400 mW Differential Input Voltage ±7V $\pm V_S$ Input Voltage Continuous Short Circuit Duration Operating Temperature Range LH0001A -55°C to 125°C LH0001AC -25°C to 85°C -65°C to 150°C Storage Temperature Range 300°C Lead Temperature (Soldering, 10 sec)


electrical characteristics (Note 1)


	CONDITIONS	L	H0001	Α .	LH0001AC			UNITS
PARAMETERS		MIN	TYP	MAX	MIN	TYP	MAX	014170
Input Offset Voltage	$R_S \le 100 \Omega$, $T_A = 25^{\circ}C$		1.0	2.5 4.0		2.0	5.0 7.0	mV mV
Input Bias Current	T _A = 25°C		20	100 300	,	20	200 300	nA nA
Input Offset Current	T _A = 25°C	,	5	20 100		20	60 100	nA nA
Supply Current	$V_S = \pm 20V, T_A = 25^{\circ}C$ $V_S = \pm 20V$		80	125 150		80	125 150	μΑ μΑ
Voltage Gain	$V_S = \pm 15V$, $V_{OUT} = 10V$, $R_L = 100k$, $T_A = 25^{\circ}C$ $V_S = \pm 15V$, $V_{OUT} = 10V$, $R_L = 100k$	25 25 10	60 60 30		25 25 10	60 60		V/mV V/mV
Output Voltage	$V_S = \pm 15V$, $R_L = 2k$, $T_A = 25^{\circ}C$ $V_S = \pm 15V$, $R_L = 2k$	10 9	11.5		10 9	11.5		V V
Common Mode Rejection Ratio	$V_{S} = \pm 15V, V_{IN} = 10V, R_{S} = 100 \Omega$	70	90	ļ	70	90	ĺ	db
Power Supply Rejection Ratio	$V_S = \pm 15V$, $R_S = 100 \Omega$, $V_S = \pm 5V$ to $\pm 20V$	70	90		70	90		db
Equivalent Input Noise Voltage	$V_S = \pm 15V$, $R_S = 100 \Omega$, $T_A = 25^{\circ}C$ f = 500 Hz to 5 kHz		3.0			3.0		μVrms
Average Temperature Coefficient of Offset Voltage	$R_S \le 100 \Omega$		3.0			3.0		μV/°C
Average Temperature Coefficient of Bias Current			0.3			0.3		nA/°C

Note 1: The specifications apply for $\pm 5V \le V_S \le 20V$, with output compensation capacitor, $C_1=39$ pF, input compensation capacitor, $C_2=22$ pF, $-55^{\circ}C$ to $125^{\circ}C$ for the LH0001A and $-25^{\circ}C$ to $+85^{\circ}C$ for the LH0001AC unless otherwise specified.

typical applications








TTL/DTL Compatible Comparator

Voltage Follower

External Output Current Limiting

typical performance characteristics





Amplifiers

LH0003/LH0003C Wide Bandwidth Operational Amplifier

general description

The LH0003/LH0003C is a general purpose operational amplifier which features: slewing rate up to 70 volts/ μ sec, a gain bandwidth of up to 30 MHz, and high output currents. Other features are:

Very low offset voltage

Typically 0.4 mV

Large output swing

 $>\!\pm10 \text{V}$ into 100Ω

load


■ High CMRR

Typically > 90 dB

 Good large signal frequency response 50 kHz to 400 kHz depending on compensation

The LH0003 is specified for operation over the -55°C to $+125^{\circ}\text{C}$ military temperature range. The LH0003C is specified for operation over the 0°C to $+85^{\circ}\text{C}$ temperature range.

schematic and connection diagrams



INPUT OUTFUT

TOP VIEW


Order Number LH0003H or LH0003CH See Package H10B

Circuit Gain	C, pF	C ₂ pF	Slew Rate R _L > 20011, V/µsec	Full Output Frequency B ₁ 2007: V _{OUT} 10 V
≥ 40	0	0	70	400
≥ 10	5	30	30	350
≥ 5	15	30	15	250 kHz -
≥ 2	50	50	5	100
≥ 1	90	90	2	50 /


Typical Compensation

typical applications

High Slew Rate Unity Gain Inverting Amplifier



Unity Gain Follower



^{*}Previously called NH0003/NH0003C

absolute maximum ratings

Complex Vistance	
Supply Voltage	±20V
Power Dissipation	See curve
Differential Input Voltage	±7V
Input Voltage	Equal to supply
Load Current	120 mA
Operating Temperature Range LH0003	-55°C to +125°C
LH0003C	0°C to+85°C
Storage Temperature Range	~65°C to +150°C
Lead Temperature (Soldering, 10 sec)	300°C


electrical characteristics (Notes 1 & 2)


PARAMETER	CONDITIONS	MIN	TYP	MAX	UNITS
Input Offset Voltage	$R_S < 100 \Omega$		0.4	3.0	mV
Input Offset Current			0.02	0.2	μΑ
Input Bias Current			0.4	2.0	μА
Supply Current	V _S - ±20V		1.2	3	mA .
Voltage Gain	R _L = 100k, V _S = ±15V, V _{OUT} = ±10V	20	70		V/mV
Voltage Gain	R _L = 2k, V _S = ±15V, V _{OUT} = ±10V	15	40		V/mV
Output Voltage Swing	V _S = ±15, R _L = 10002	±10	±12		l v
Input Resistance			100		kΩ
Average Temperature					
Coefficient of Offset Voltage	$R_S < 100 \Omega$		4		μV/°C
Average Temperature			1 1		
Coefficient of Bias	İ		8		nA/°C
Current			1 1		
CMRR	$R_S < 100 \Omega$, $V_S = \pm V$, $V_{+N} = \pm 10 V$	70	90		dB
PSRR	$R_S < 100 \Omega$, $V_S = \pm 15 V$, $\Delta V = 5 V$ to $20 V$	70	90		dB
Equivalent Input	R _S = 100 Ω, f = 10 kHz to 100 kHz		1 . 1		
Noise Voltage	V _S = ±15V dc		1.8		μVrms


Note 1. These specifications apply for Pin 7 grounded, for \pm 5V \leq V_S \leq \pm 20V, with capacitor C₁ = 90 pF from Pin 1 to Pin 10 and C₂ = 90 pF from Pin 5 to ground, over the specified operating temperature range, unless otherwise specified.

Note 2. Typical values are for tamble NT = 25°C unless otherwise specified.

typical performance







National Semiconductor

Amplifiers

LH0004/LH0004C High Voltage Operational Amplifier

general description

The LH0004/LH0004C is a general purpose operational amplifier designed to operate from supply voltages up to ± 40 V. The device dissipates extremely low quiescent power, typically 8 mW at 25°C and $V_S = \pm 40$ V. Additional features include:

- Capable of operation over the range of ±5V to +40V
- Large output voltage typically ±35V for the LH0004 and ±33V for the LH0004C into a 2 KΩ load with ±40V supplies
- Low input offset current typically 20 nA for the LH0004 and 45 nA for the LH0004C
- Low input offset voltage typically 0.3 mV
- Frequency compensation with 2 small capacitors
- Low power consumption 8 mW at ±40V


The LH0004's high gain and wide range of operating voltages make it ideal for applications requiring large output swing and low power dissipation.

The LH0004 is specified for operation over the -55°C to +125°C military temperature range. The LH0004C is specified for operation over the 0°C to +85°C temperature range.

applications

- Precision high voltage power supply
- Resolver excitation
- Wideband high voltage amplifier
- Transducer power supply

schematic and connection diagrams





Note: Pin 7 must be grounded or connected to a voltage at least 5V more negative than the positive supply (Pin 9). Pin 7 may be connected to the negative supply; however, the standby current will be increased. A resistor may be inserted in series with Pin 7 to Pin 9. The value of the resistor should be a maximum of $100~K\Omega$ per volt of potential between Pin 3 and Pin 9.

Order Number LH0004H or LH0004CH See Package H10B

typical applications

CI DOOL THUT TO SUITFUT TO SOUTH OF THE SUITFUT TO SOU

Voltage Follower


Voltage Adjust

Input Offset

Limiting Method V_1 V_2 V_3 V_4 V_1 V_1 V_2 V_3 V_4 V_4

External Current

High Compliance Current Source



^{*}Previously called NH0004/NH0004C

absolute maximum ratings


Supply Voltage, Continuous ±45V Supply Voltage, Transient (<0.1 sec, no load) ±60V Power Dissipation (See curve) 400 mW Differential Input Voltage ±7V Input Voltage Equal to supply **Short Circuit Duration** 3 sec Operating Temperature Range LH0004 -55°C to +125°C 0°C to 85°C LH0004C Storage Temperature Range -65°C to +150°C Lead Temperature (Soldering, 10 sec) 300°C


electrical characteristics (Note 1)


D4 - 444			LH000	4				
PARAMETER	CONDITIONS	MIN	TYP	MAX	MIN	TYP	MAX	UNITS
Input Offset Voltage	$R_{S} \le 100 \Omega$, $T_{A} = 25^{\circ}C$ $R_{S} \le 100 \Omega$		0.3	1.0 2.0		0.3	1.5 3.0	
nput Bias Current	T _A = 25°C		20	100 300		30	120 300	nA nA
nput Offset Current	T _A = 25°C		3	20 100		10	45 150	nA nA
Positive Supply Current	$V_S = \pm 40V$, $T_A = 25^{\circ}C$ $V_S = \pm 40V$		110	150 175		110	150 175	μ Α μ Α
Negative Supply Current	$V_S = \pm 40V, T_A = 25^{\circ}C$ $V_S = \pm 40V$		80	100 135		80	.100 135	μ Α μ Α
/oltage Gain	$V_S = \pm 40V$, $R_L = 100k$, $T_A = 25^{\circ}C$ $V_{OUT} = \pm 30V$	30	60		30	60		V/mV
	$V_S = \pm 40V, R_L = 100k$ $V_{OUT} = \pm 30V$	10			10			V/mV
Output Voltage	$V_S = \pm 40V, R_L = 10k$	±30	±35		±30	±33		V
CMRR	V_S = ±40V, $R_S \le 5k$ V_{IN} = ±33V	70	90		70	90		dB
PSRR	$V_S = \pm 40V$, $R_S \le 5k$ $\Delta V = 20V$ to $40V$	70	90		70	90		dB
Average Temperature Coefficient Offset Voltage	$R_S \le 100 \Omega$		4.0			4.0		μV/°C.
Average Temperature Coefficient of Offset Current	·		0.4	-		0.4		nA/°C
Equivalent Input Noise Voltage	$R_S = 100 \Omega$, $V_S = \pm 40 V$ f = 500 Hz to 5 kHz, $T_A = 25^{\circ} C$		3.0			3.0		μVrms


Note 1: These specifications apply for $\pm 5V \le V_S \le \pm 40V$, Pin 7 grounded, with capacitors C1 = 39 pF between Pin 1 and Pin 10, C2 = 22 pF between Pin 5 and ground, -55° C to $+125^{\circ}$ C for the LH0004, and 0° C to $+85^{\circ}$ C for the LH0004C unless otherwise specified.


typical performance























Amplifiers



LH0005/LH0005A Operational Amplifier

general description


The LH0005/LH0005A is a hybrid integrated circuit operational amplifier employing thick film resistors and discrete silicon semiconductors in its design. The select matching of the input pairs of transistors results in low input bias currents and a very low input offset current, both of which exhibit excellent temperature tracking. In addition, the device features:

- Very high output current capability: ±50 mA into a 100 ohm load
- Low standby power dissipation: typically 60 mW at ±12V
- High input resistance: typically 2M at 25°C


- Full operating range: -55°C to +125°C
- Good high frequency response: unity gain at 30 MHz

With no external roll-off network, the amplifier is stable with a feedback ratio of 10 or greater. By adding a 200 pF capacitor between pins 9 and 10. and a 200 ohm resistor in series with a 75 pF capacitor from pin 4 to ground, the amplifier is stable to unity gain. The unity gain loop phase margin with the above compensation is typically 70 degrees. With a gain of 10 and no compensation the loop phase margin is typically 50 degrees.

schematic and connection diagrams




application or selected to suit design requirements




Order Number LH0005H or LH0005AH See Package H10D


typical applications

Voltage Follower






External Current Limiting



Integrator with Bias Current Compensation



absolute maximum ratings


±20V Supply Voltage Power Dissipation (see Curve) 400 mW Differential Input Voltage ±15V Input Voltage Equal to supply voltages Peak Load Current $\pm 100 \, mA$ -65°C to +150°C Storage Temperature Range -55°C to +125°C Operating Temperature Range 300°C Lead Temperature (Soldering, 10 sec)


electrical characteristics (Note 1)

		-	H000	5	L	H000	δA	
PARAMETER	CONDITIONS	MIN	TYP	MAX	MIN	TYP	MAX	UNITS
Input Offset Voltage 25°C -55°C, 125°C	$R_S \le 100 \Omega$ $R_S \le 100 \Omega$		5	10 10		1	3 4	mV mV
Input Offset Current 25°C to 125°C 55°C	,		10 25	20 75		2 10	5 25	nA nA
Input Bias Current 25°C to 125°C 55°C			15 100	50 250		8 60	25 125	nA nA
Large Signal Voltage Gain -55°C to 25°C 125°C	R _L = 10K, R2 = 3K, V _{OUT} = ±5V	2 1.5	4 3		4 3	5.5 5		V/mV V/mV
Output Voltage Swing -55°C to 125°C 25°C to 125°C -55°C	$R_{\perp} = 10 \text{ k}\Omega$ $R_{\perp} = 100\Omega$ $R_{\perp} = 100\Omega$	-10 -5 -4		+6 +5 +4	-10 -5 -4		+6 +5 +4	V V V
Input Resistance 25°C		1	2		1	2		MΩ
Common Mode Rejection Ratio 25°C	$V_{IN} = \pm 4V$, RS $\leq 100 \Omega$	55	60		60	66		dB
Power Supply Rejection Ratio 25°C		55	60		60	66		dB
Supply Current (+) -55°C to 125°C			3	5		3	5	mA
Supply Current (-) -55°C to 125°C	,		2	4		2	4	mA
Average Temperature Coefficient of Input Offset Voltage 55°C to 125°C	$R_S \le 100 \Omega$		20			10		uV/°C
Output Resistance 25°C			70			70		Ω


Note 1: These specifications apply for pin 6 grounded, $V_S = \pm 12V$, with Resistor R₁ = 200 Ω in series with Capacitor C₁ = 75 pF from pin 4 to ground, and C₂ = 200 pF between pins 9 and 10 unless otherwise specified.

guaranteed performance characteristics





typical performance characteristics



LH0005C Operational Amplifier

general description


The LH0005C is a hybrid integrated circuit operational amplifier employing thick film resistors and discrete silicon semiconductors in its design. The select matching of the input pairs of transistors results in low input bias currents and a very low input offset current both of which exhibit excellent temperature tracking. In addition, the device features:


- Very high output current capability: ±40 mA into a 100 ohm load
- Low standby power dissipation: typically 60 mW at ±12V
- High input resistance: typically 2M at 25°C

- Operating range: 0° to 85°C
- Good high frequency response: unity gain at 30 MHz

With no external roll-off network, the amplifier is stable with a feedback ratio of 10 or greater. By adding a 200 pF capacitor between pins 9 and 10, and a 200 ohm resistor in series with a 75 pF capacitor from pin 4 to ground, the amplifier is stable to unity gain. The unity gain loop phase margin with the above compensation is typically 70 degrees. With a gain of 10 and no compensation the loop phase margin is typically 50 degrees.

schematic and connection diagrams







Order Number LH0005CH See Package H10D

typical applications

Voltage Follower




Offset Balancing Circuit




*Previously called NH0005C

External Current Limiting



Integrator With Bias Current Compensation



absolute maximum ratings'

Supply Voltage
Power Dissipation (see Curve)
Differential Input Voltage
Input Voltage
Peak Load Current
Storage Temperature Range
Operating Temperature Range
Lead Temperature (soldering, 10 sec)

400 mW ±15V Equal to supply voltages ±100 mA -55°C to +125°C 0°C to 85°C 300°C


±20V

electrical characteristics

			LH0005C		
PARAMETER	CONDITIONS	MIN	TYP (Note 2)	MAX	UNITS
Input Offset Voltage	$R_{S} \leq 100 \Omega$		3	10	mV
Input Offset Current			5	25	nA
Input Bias Current			20	100	пA
Large Signal Voltage Gain	R _L = 10K, R2 = 3K, V _{OUT} = ±5V	2	5	worst,	V/mV
Output Voltage Swing	$R_L = 10 \text{ k}\Omega$ $R_L = 100\Omega$	-10 -4	±6	+6 +4	V V
Input Resistance	T _A = 25°C	0.5	2		MΩ
Common Mode Rejection Ratio	V_{IN} = ±4V, $R_S \le 100 \Omega$, T_A = 25°C	50	60		dB
Power Supply Rejection Ratio	T _A = 25°C	50	60		dB
Supply Current (+)			3	5	mA
Supply Current (-)	·		2	4	mA

Note 1: These specifications apply for pin 6 grounded, V $_S$ = ±12V, with Resistor R1 = 200 Ω in series with Capacitor C1 = 75 pF from pin 4 to ground, and C2 = 200 pF between pins 9 and 10, over the temperature range of 0°C to +85°C unless otherwise specified.

Note 2: Typical values are for 25°C only.



TEMPERATURE (C)

Maximum Power Dissipation

National Semiconductor

Amplifiers

LH0020/LH0020C High Gain Operational Amplifier

general description


The LH0020/LH0020C is a general purpose operational amplifier designed to source and sink 50 mA output currents. In addition to its high output capability, the LH0020/LH0020C exhibits excellent open loop gain, typically in excess of 100 dB. The parameters of the LH0020 are guaranteed over the temperature range of -55°C to $+125^{\circ}\text{C}$ and $\pm5\text{V} \leqslant \text{V}_S \leqslant \pm22\text{V}$, while those of the LH0020C are guaranteed over the temperature range of 0°C to 85°C and $\leq \pm5\text{V} \leqslant \text{V}_S \leqslant \pm18\text{V}$. Additional features include:


 Low offset voltage typically 1.0 mV at 25°C over the entire common mode voltage range.

- Low offset current typically 10 nA at 25°C for the LH0020 and 30 nA for the LH0020C.
- Offset voltage is adjustable to zero with a single potentiometer.
- ±14V, 50 mA output capability.

Output current capability, excellent input characteristics, and large open loop gain make the LH0020/LH0020C suitable for application in a wide variety of applications from precision dc power supplies to precision medium power comparator.

schematic and connection diagrams







Order Number LH0020G or LH0020CG See Package H12B

typical applications

Offset Adjustment



Unity Gain Frequency Compensation



^{*}Previously called NH0020/NH0020C

absolute maximum ratings

Supply Voltage ±22V Power Dissipation 1.5W Differential Input Voltage ±30V Input Voltage (Note 1) ±15V Output Short Circuit Duration Continuous Operating Temperature Range LH0020 -55°C to +125°C LH0020C 0°C to 85°C Storage Temperature -65°C to +150°C Lead Temperature (Soldering, 10 sec) 300°C

electrical characteristics

PARAMETER	CONDITIONS		LH002	0			LH0020C			
TANAME TEN	35,151,151,15	TEMP C	MIN	TYP	MAX	TEMP C	MIN	TYP	MAX	UNITS
Input Offset Voltage	$R_S \le 100\Omega$	25 -55 to +125		1.0 2.0	2.5 4.0			1.0 3.0	6.0 7.5	L
Input Offset Current		25 -55 to +125		10	50 100	25 0 to 85		30	200 300	nA nA
Input Bias Current	•	25 -55 to +125		60	250 500	25 0 to 85		200	500 800	nA nA
Supply Current	V _S = ±15V	25		3 5	5.0	25		3.6	6.0	mA
Input Resistance		25	0.6	1.0		25	0.3	1.0		мΩ
Large Signal Voltage Gain	$V_S = \pm 15V, R_L = 300\Omega, V_O = \pm 10V$ $V_S = \pm 15V, R_L = 300\Omega, V_O = \pm 10V$		100 50	300		25 0 to 85	50 30	150		V mV V mV
Output Voltage Swing	V _S = ±15V, R _L = 300Ω	25 -55 to +125	14.2 14.0	14.5		25 0 to 85	14.0 13.5	14.2		V V
Output Short Circuit Current	V _S = ±15V R _L = 0Ω	25		100	130	25	25	120	140	mA
Input Voltage Range	V _S = ±15V	-55 to +125	±12			0 to 85	±12			V V
Common Mode Rejection Ratio	$R_S \le 100 \Omega$	-55 to +125	90	96		0 to 85	90	96		₫₿
Power Supply Rejection Ratio	$R_{S} \leq 100\Omega$	-55 to +125	90	96		0 to 85	90	96		dВ

Note 1: For supply voltages less than ±15V, the absolute maximum input voltage is equal to the supply voltage.

Note 2: These specifications apply for $\pm 5V \le V_S \le \pm 22V$ for the LH0020, $\pm 5V \le V_S \le \pm 18V$ for the LH0020C, pin 9 grounded, and a 5000 pF capacitor between pins 2 and 3, unless otherwise specified.

Amplifiers

LH0021/LH0021C 1.0 Amp Power Operational Amplifier LH0041/LH0041C 0.2 Amp Power Operational Amplifier

The LH0021/LH0021C and LH0041/LH0041C are general purpose operational amplifiers capable of delivering large output currents not usually associated with conventional IC Op Amps. The LH0021 will provide output currents in excess of one ampere at voltage levels of ±12V; the LH0041 delivers currents of 200 mA at voltage levels closely approaching the available power supplies. In addition, both the inputs and outputs are protected against overload. The devices are compensated with a single external capacitor and are free of any unusual oscillation or latch-up problems.

features

Output current

1.0 Amp (LH0021) 0.2 Amp (LH0041)

• Output voltage swing $\pm 12V$ into 10Ω (LH0021) $\pm 14V$ into 100Ω (LH0041)

Wide full power bandwidth

15 kHz

Low standby power

100 mW at ±15V

 Low input offset voltage and current

1 mV and 20 nA

High slew rate

3.0V/µs

High open loop gain


100 dB

The excellent input characteristics and high output capability of the LH0021 make it an ideal choice for power applications such as DC servos, capstan drivers, deflection yoke drivers, and programmable power supplies.

The LH0041 is particularly suited for applications such as torque driver for inertial guidance systems, diddle yoke driver for alpha-numeric CRT displays, cable drivers, and programmable power supplies for automatic test equipment.

The LH0021 is supplied in a 8 pin TO-3 package rated at 20 watts with suitable heatsink. The LH0041 is supplied in both 12 pin TO-8 (2.5 watts with clip on heatsink) and a power 8 pin ceramic DIP (2 watts with suitable heatsink). The LH0021 and LH0041 are guaranteed over the temperature range of -55°C to +125°C while the LH0021C and LH0041C are guaranteed from -25°C to +85°C

schematic and connection diagrams



*R_{SC} external on "G" and "K" packages. R_{SC} internal on "J" package. Offset Null connections available only on "G" package.



absolute maximum ratings

Supply Voltage	±18V
Power Dissipation	See curves
Differential Input Voltage	±30V
Input Voltage (Note 1)	±15V
Peak Output Current (Note 2) LH0021/LH0021C	2.0 Amps
LH0041/LH0041C	0.5 Amps
Output Short Circuit Duration (Note 3)	Continuous
Operating Temperature Range LH0021/LH0041	-55°C to +125°C
LH0021C/LH0041C	-25°C to +85°C
Storage Temperature Range	-65°C to +150°C
Lead Temperature (Soldering, 10 sec)	300°C

dc electrical characteristics for LH0021/LH0021C (Note 4)

		LIMITS						1
PARAMETER	CONDITIONS		LH0021		LH0021C			
		MIN	TYP	MAX	MIN	TYP	MAX	
Input Offset Voltage	$R_S \le 100 \Omega$, $T_C = 25^{\circ}C$ $R_S \le 100 \Omega$		1.0	3.0 5.0		3.0	6.0 7.5	mV mV
Voltage Drift with Temperature	$R_S < 100 \Omega$	1	3	25	ļ	5	30	μV/°C
Offset Voltage Drift with Time		1	5		1	5		μV/week
Offset Voltage Change with Output Power			5	15	l	5	20	μV/watt
Input Offset Current	T _C = 25°C		30	100 300		50	200 500	nA nA
Offset Current Drift with Temperature			0.1	1.0		0.2	1.0	nA/°C
Offset Current Drift with Time			2		1	2		nA/week
Input Bias Current	T _C = 25°C		100	300 1.0		200	500 1.0	nΑ Αμ
Input Resistance	T _C = 25°C	0.3	1.0		0.3	1.0		MΩ
Input Capacitance		i	3			3		pF
Common Mode Rejection Ratio	$R_S \le 100 \Omega$, $\Delta V_{CM} = \pm 10 V$	70	90		70	90		dB
Input Voltage Range	V _S = ±15V	+12	1		±12			v
Power Supply Rejection Ratio	R_S < 100 Ω , ΔV_S = ±10 V	80	96		70	90		d₿
Voltage Gain	$V_S = \pm 15V$, $V_O = \pm 10V$ $R_L = 1 \text{ k}\Omega$, $T_C = 25^{\circ}\text{C}$, $V_S = \pm 15V$, $V_O = \pm 10V$ $R_L = 100\Omega$,	100	200		100	200		V/mV V/mV
Output Voltage Swing	$V_S = \pm 15V$, $R_L = 100\Omega$ $V_S = \pm 15V$, $R_L = 10\Omega$, $T_C = 25^{\circ}C$	±13.5 +11.0	14 ±12		±13	±14 ±12		V
Output Short Circuit Current	$V_S = \pm 15V$, $T_C = 25^{\circ}C$, $R_{SC} = 0.5\Omega$	0.8	1.2	1.6	0.8	1.2	1.6	Amps
Power Supply Current	V _S = ±15V, V _{OUT} = 0		2.5	3.5		3.0	4.0	mA
Power Consumption	V _S = ±15V, V _{OUX} = 0	ĺ	75	105		90	120	mW

ac electrical characteristics for LH0021/LH0021C (T_A = 25°C, V_S = ±15V, C_C = 3000 pF)

Slew Rate	A _V = +1, R _L = 100Ω	8.0	3.0	, in the second	1.0	3.0		V/µs
Power Bandwidth	'R _L = 100Ω		20			20		kHz
Small Signal Transient Response			0.3	1.0		0.3	1.5	μs
Small Signal Overshoot			5	20		10	30	%
Settling Time (0.1%)	$\Delta V_{IN} = 10V$, $A_V = +1$		4			4		μs
Overload Recovery Time			3			3		μs
Harmonic Distortion	f = 1 kHz, P _O = 0.5W		0.2			0.2		%
Input Noise Voltage	R _S = 50Ω, B.W. = 10 Hz to 10 kHz		5			5		μV rms
Input Noise Current	B.W. = 10 Hz to 10 kHz		0.05		!	0.05		nA rms

dc electrical characteristics for LH0041/LH0041C (Note 4)

				LIM	ITS			
PARAMETER	CONDITIONS		LH0041			LH0041C		UNITS
		MIN	TYP	MAX	MIN	TYP	MAX	
Input Offset Voltage	$R_S \le 100 \Omega$, $T_A = 25 C$	i i	1.0	3.0		3.0	6.0	mV
	$R_S \le 100 \Omega$	ļ		5.0		Ì	7.5	mV .
Voltage Drift with Temperature	$R_S \leq 100 \Omega$		3			5		μV/°C
Offset Voltage Drift with Time			5			5		μV/week
Offset Voltage Change with Output Power			15			15		μV/watt
Offset Voltage Adjustment Range	(Note 5)		20			20		mV
Input Offset Current	T _A = 25°C		30	100		50	200	пА
				300			500	nA '
Offset Current Drift with Temperature			0.1	1.0		0.2	1.0	nA/°C
Offset Current Drift with Time			2			2		nA/week
Input Bias Current	T _A = 25°C		100	300		200	500	nA
]	ļ	1.0			1.0	μА
Input Resistance	T _A = 25°C	0.3	1.0		0.3	1.0		ΩΜ
Input Capacitance			3	•		3		ρF
Common Mode Rejection Ratio	$R_S < 100 \Omega$, $\Delta V_{CM} = \pm 10 V$	70	90	İ	70	90		d₿
Input Voltage Range	V _S = +15V	±12			±12			V
Power Supply Rejection Ratio	$R_S \le 100 \Omega$, $\Delta V_S = \pm 10 V$	80	96	1	70	90		dB
Voltage Gain	V _S = ±15V, V _O = ±10V							
	R _L = 1 kΩ, T _A = 25°C	100	200	ł	100	200		V/mV
	$V_S = \pm 16V, V_O = \pm 10V$ $R_1 = 100\Omega$	25			20			V/mV
		±13.0	14.0	1	±13.0	114.0		V/////V
Output Voltage Swing	V _S = ±15V, R _L = 100Ω	113.0			- 13.0			•
Output Short Circuit Current	V _{S.} ⊏ ±15V, T _A - 25°C (Note 6)		200	300		200	300	mA
Power Supply Current	V _S = ±15V, V _{OU} = 0	1	2.5	3.5	1	3.0	4.0	mA
Power Consumption	V _S = +15V, V _{OUT} = 0		75	105 .	ŀ	90	120	mW

ac electrical characteristics for LH0041/LH0041C ($T_A = 25^{\circ}$ C, $V_S = \pm 15$ V, $C_C = 3000$ pF)

	Slew Rate	$A_V = +1$, $B_L = 100\Omega$	1.5	3.0		1.0	3.0		V/μs
-	Power Bandwidth	R _L = 100Ω		20			20		kHz
:	Small Signal Transient Response			0.3	1.0		0.3	1.5	μs
,	Small Signal Overshoot	,	,	5	20		10	30	%
	Settling Time (0.1%)	∆V _{IN} = 10V, A _V = +1		4			4		μs
	Overload Recovery Time			3			3		μs
	Harmonic Distortion	f = 1 kHz, P _O = 0.5W		0.2			0.2		- %
	Input Noise Voltage	R_S = 50 Ω , B.W. = 10 Hz to 10 kHz		5			5		μV/rms
	Input Noise Current	B.W. = 10 Hz to 10 kHz		0.05			0.05		nA/rms

Note 1: Rating applies for supply voltages above ±15V. For supplies less than ±15V, rating is equal to supply voltage.

Note 2: Rating applies for LH0041G and LH0021K with $R_{SC} = 0\Omega$.

Note 3: Rating applies as long as package power rating is not exceeded.


Note 4: Specifications apply for $\pm 5 \text{V} \leq \text{V}_{\text{S}} \pm 18 \text{V}$, and $-55^{\circ}\text{C} \leq \text{T}_{\text{C}} = \leq 125^{\circ}\text{C}$ for LH0021K and LH0041G, and $-25^{\circ}\text{C} \leq 125^{\circ}\text{C}$

T_C ≤ +85°C for LH0021CK, LH0041CG and LH0041CJ unless otherwise specified. Typical values are for 25°C only.


Note 5: TO-8 "G" packages only.


Note 6: Rating applies for "J" DIP package and for TO-8 "G" package with RSC = 3.3 ohms.


typical performance characteristics





typical performance characteristics (con't)













typical applications




Programmable One Amp Power Supply




10 WATT (rms) Audio Amplifier


typical applications (con't)




Dual Tracking One Amp Power Supply




CRT Deflection Yoke Driver




Two Way Intercom



Programmable High Current Source/Sink




Power Comparator




DC Servo Amplifier


auxiliary circuits




LH0021 Unity Gain Circuit with Short Circuit Limiting




LH0041G Unity Gain with Short Circuit Limiting




LH0041/LH0021 Offset Voltage Null Circuit (LH0041CJ Pin Connections Shown)*





LH0041G Offset Voltage Null Circuit





Operation from Single Supplies





Operation from Non-Symmetrical Supplies

^{*}For additional offset null circuit techniques see National Linear Applications Handbook.

H005

Amplifiers

National Semiconductor

LH0022/LH0022C High Performance FET Op Amp LH0042/LH0042C Low Cost FET Op Amp LH0052/LH0052C Precision FET Op Amp general description

The LH0022/LH0042/LH0052 are a family of FET input operational amplifiers with very closely matched input characteristics, very high input impedance, and ultra-low input currents with no compromise in noise, common mode rejection ratio, open loop gain, or slew rate. The internally laser nulled LH0052 offers 500 microvolts maximum offset and $5 \mu V/^{\circ}C$ offset drift. Input offset current is less than 500 femtoamps at room temperature and 100 pA maximum at 125°C. The LH0022 and LH0042 are not internally nulled but offer comparable matching characteristics. All devices in the family are internally compensated and are free of latch-up and unusual oscillation problems. The devices may be offset nulled with a single 10k trimpot with neglible effect in CMRR.

The LH0022, LH0042 and LH0052 are specified for operation over the -55°C to +125°C military temperature range. The LH0022C, LH0042C and LH0052C are specified for operation over the -25°C to +85°C temperature range.

features

 Low input offset current—500 femtoamps max. (LH0052)

- Low input offset drift 5 μV/°C max (LH0052)
- Low input offset voltage 100 microvolts-typ.
- High open loop gain 100 dB tvp.
- Excellent slew rate 3.0 V/μs typ.
- Internal 6 dB/octave frequency compensation
- Pin compatible with standard IC op amps (TO-5 package)

The LH0022/LH0042/LH0052 family of IC op amps are intended to fulfill a wide variety of applications for process control, medical instrumentation, and other systems requiring very low input currents and tightly matched input offsets. The LH0052 is particularly suited for long term high accuracy integrators and high accuracy sample and hold buffer amplifiers. The LH0022 and LH0042 provide low cost high performance for such applications as electrometer and photocell amplification, pico-ammeters, and high input impedance buffers.

Special electrical parameter selection and custom built circuits are available on special request.

For additional application information and information on other National operational amplifiers, see Available Linear Applications Literature.

absolute maximum ratings

±22V Supply Voltage 500 mW Power Dissipation (see graph) ±15V Input Voltage (Note 1) ±30V Differential Input Voltage (Note 2) Voltage Between Offset Null and V ±0.5V Continuous Short Circuit Duration Operating Temperature Range -55°C to +125°C LH0022, LH0042, LH0052 LH0022C, LH0042C, LH0052C -25°C to +85°C -65°C to +150°C Storage Temperature Range Lead Temperature (Soldering, 10 sec) 300°C

dc electrical characteristics For LH0022/LH0022C (Note 3)

i.				LIM	ITS			
PARAMETER	CONDITIONS		LH0022			LH0022C		UNITS
		MIN	TYP	MAX	MIN	TYP	MAX	
Input Offset Voltage	$R_S \le 100 \text{ k}\Omega; T_A = 25^{\circ}\text{C},$ $V_S = \pm 15\text{V}$		2.0	4.0		3.5	6.0	mV
	$R_S \le 100 \text{ k}\Omega$, $V_S = \pm 15V$			5.0			7.0	mV
Temperature Coefficient of Input Offset Voltage	R _S \leq 100 kΩ		5	10		5	15	μV/°C
Offset Voltage Drift with Time			3			4		μV/week
Input Offset Current	(Note 4)		0.2	2.0		1.0	5.0	pΑ
`	•			2.0		i	0.5	nΑ
Temperature Coefficient of Input Offset Current		Dou	ibles every	10°C	Dou	bles every	10°C	
Offset Current Drift with Time			0.1			0.1		pA/week
Input Bias Current	(Note 4)		5	10		10	25	pΑ
			j	10			2.5	nΑ
Temperature Coefficient of Input Bias Current		Dou	ibles every 	10°C	Dou	bles every	10°C	
Differential Input Resistance			10 ¹²			10 ¹²		Ω
Common Mode Input Resistance	·		10 ¹²			10 ¹²		Ω
Input Capacitance			4.0			4.0		рF
Input Voltage Range	V _S = ±15V	±12	±13.5	ì	±12	±13.5	1	V
Common Mode Rejection Ratio	$R_S \le 10 \text{ k}\Omega$, $V_{IN} = \pm 10V$	80	90		70	90		d₿
Supply Voltage Rejection Ratio	$R_S \le 10 \text{ k}\Omega, \pm 5V \le V_S \le \pm 15V$	80	90	1	70	90		d₿
Large Signal Voltage Gain	$R_L = 2 k\Omega$, $V_{OUT} = \pm 10V$, $T_A = 25$ °C, $V_S = \pm 15V$	100	200		75	160		V/mV
	$R_L = 2 k\Omega, V_{OUT} = \pm 10V,$ $V_S = \pm 15V$	50] }		50	į	į Į	V/mV
Output Voltage Swing	$R_L = 1 k\Omega, T_A = 25^{\circ}C,$ $V_S = \pm 15V$	±10	±12.5		±10	±12		٧
	$R_L = 2 k\Omega$, $V_S = \pm 15V$	±10			±10	1		\ \
Output Current Swing	V _{OUT} = ±10V, T _A = 25°C	±10	±15		±10	±15		mA
Output Resistance		l	75		[75	1	Ω
Output Short Circuit Current			25			25		mA
Supply Current	V _S = ±15V		2.0	2.5		2.4	2.8	mA
Power Consumption	V _S = ±15V	1		75			85	mW

dc electrical characteristics for LH0042/LH0042C (Note 3)

 $(V_S = \pm 15V)$, unless otherwise specified)

84844555	1			LIN	AITS			
PARAMETER	CONDITIONS		LH0042			LH00420		UNITS
		MIN	TYP	MAX	MIN	TYP	MAX	7
Input Offset Voltage	$R_S \le 100 \text{ k}\Omega$		5.0	20		6.0	20	mV
Temperature Coefficient of Input Offset Voltage	R _S ≤ 100 kΩ		5			10		μ V /'C
Offset Voltage Drift with Time]		7	ļ				
Input Offset Current	(Note 4)	1	Ι ΄.	5	ĺ	10		μV/week
Temperature Coefficient of Input Offset Current		Do	l Jbles every		Dou	2 blesevery	10°C	pA
Offset Current Drift with Time]		0.1	!	į .	٠.	1	
Input Bias Current	(Note 4)		10	25	ŀ	0.1		pA/week
Temperature Coefficient of Input Bias Current		Doi	ibles every		Dou	l 15 bles every	50 10°C	pA
Differential Input Resistance			1012			1012	ı	
Common Mode Input Resistance			1012		İ	1012	l	Ω
Input Capacitance			4.0	1		1	i	Ω
Input Voltage Range		112	13.5			4.0	ļ	pF
Common Mode Rejection Ratio	R _S ≤ 10 kΩ, V _{IN} = +10V	70	86		:12	:13.5		V
Supply Voltage Rejection Ratio	$R_S < 10 \text{ k}\Omega$, $\pm 5V \le V_S \le \pm 15V$	70	86		70	80		d 6
Large Signal Voltage Gain	R _L = 1 kΩ, V _{OUT} * ±10V	50	150		70	80		dB
Output Voltage Swing	R; = 1 kΩ	:10	:12.5		25	100	İ	V/mV
Output Current Swing	V _{OUT} = ±10V	±10	1125		+10	÷12		V
Output Resistance	-001 -101	=10		[+10	±15		mA
Output Short Circuit Current			75 20			75		Ω
Supply Current		l i				20		mA
Power Consumption			2.5	3.5	- 1	2.8	4.0	m A

dc electrical characteristics For LH0052/LH0052C (Note 3)

	24244575					MITS			
	PARAMETER	CONDITIONS	-	LH0052			LH0052	С	UNITS
			MIN	TYP	MAX	MIN	TYP	MAX	
	Input Offset Voltage	$R_S \le 100 \text{ k}\Omega; V_S = -15V,$ $T_A = 25 \text{ C}$		0.1	0.5		0.2	1.0	mV
		R _S < 100 kΩ, V _S = 15V			1.0	1		1,5	mV
٠	Temperature Coefficient of Input Offset Voltage	R _S ≤ 100 kΩ, V _S ≤ /15V		2	5		5	10	μV. 'C
	Offset Voltage Drift with Time		l.	2			4		µV/week
	Input Offset Current	(Note 4)		0.01	0.5	İ	0.02	l 1 1.0	pA pA
]		100		0.02	100	1
	Temperature Coefficient of Input Offset Current		Do	ubles every	•	Do	ubles ever	,	p A
	Offset Current Drift with Time			<0.1			-0.4	l	
	Input Bias Current	(Note 4)	İ	0.5	2.5		< 0,1		pA:week
			1	0.5			1.0	5.0	pA
	Temperature Coefficient of Input Bias Current		Do	ables every	2.5 10°C	Dos	ibles every	0.5 10°C	nA
	Differential Input Resistance		ĺ	1012			1012		
	Common Mode Input Resistance			10 ¹²			1012		Ω
	Input Capacitance			4.0					Ω
	Input Voltage Range	V _S = 115V	112	113.5			4.0		ρF
	Common Mode Rejection Ratio	R _S ≤ 10 kΩ, V _{IN} = ±10V	74	90		±12	:13.5		V
	Supply Voltage Rejection Ratio	$R_S \le 10 \text{ k}\Omega$, $\pm 5V \le V_S \le \pm 15V$	74	90		70	90		d 8
	Large Signal Voltage Gain	$R_L = 2 k\Omega$, $V_{OUT} = \pm 10V$, $V_S = \pm 15V$, $T_A = 25^{\circ}C$	100	200		70 75	90 160		dB V/mV
		$R_L = 2 k\Omega$, $V_{OUT} = \pm 10V$, $V_S = \pm 15V$	50			50			V/mV
	Output Voltage Swing	$R_L = 1 k\Omega$, $T_A = 25^{\circ}C$ $V_S = \pm 15V$	±10	:12.5		±10	+12		V
		R _L = 2 kΩ, V _S = +15V	±10	i		:10	- 1		v
	Output Current Swing	V _{OUT} = ±10V, T _A = 25°C	±10	115		±10	±15		mA
	Output Resistance			75			75		Ω
	Output Short Circuit Current			25		- 1	25		mA.
	Supply Current	V _S = ±15V		3.0	3.5	ľ	3.0	3.8	mA
	Power Consumption	V _S = ±15V			105		0	114	mW

ac electrical characteristics For all amplifiers ($T_A = 25^{\circ}C$, $V_S = \pm 15V$)

				LIM	ITS			-
PARAMETER	CONDITIONS	LH0022/42/52			LH0022C/42C/52C			UNITS
		MIN	TYP	MAX	MIN	TYP	MAX	
Slew Rate	Voltage Follower	1.5	3.0		1.0	3.0		V/μs
Large Signal Bandwidth	Voltage Follower		40			40		kHz
Small Signal Bandwidth			1.0			1.0		MHz
Rise Time			0.3	1.5		0.3	1.5	μs
Overshoot			10	30		15	40	%
Settling Time (0.1 %)	∆V _{1N} = 10∨		4.5	ì		4.5	·	μς
Overload Recovery			4.0			4.0	1	μs
Input Noise Voltage	$R_S = 10 \text{ k}\Omega$, $f_Q = 10 \text{ Hz}$		150			150		nV/√Hz
Input Noise Voltage	R _s = 10 kΩ, f _o = 100 Hz		55		1	55		nV/√Hz
Input Noise Voltage	R _S = 10 kΩ, f _o = 1 kHz		35	ì		35	l	nV/√Hz
Input Noise Voltage	$R_c = 10 \text{ k}\Omega$, $f_0 = 10 \text{ kHz}$		30		1	30	i	nV/√Hz
Input Noise Voltage	BW = 10 Hz to 10 kHz, R _S = 10 kΩ		12		İ	12	ļ	μVrms
Input Noise Current	BW = 10 Hz to 10 kHz		<.1			<.1		pArms

Note 1: For supply voltages less than ±15V, the absolute maximum input voltage is equal to the supply voltage.

Note 2: Rating applies for minimum source resistance of $10~k\Omega$, for source resistances less than $10~k\Omega$, maximum differential input voltage is ±5V.


Note 3: Unless otherwise specified, these specifications apply for ±5V ≤ VS ≤ ±20V and ±55° C ≤ T A ≤ ±125° C for the


LH0022 and LH0052 and -25°C \leqslant T_A \leqslant +85°C for the LH0022 and LH0052C Typical values are given for T_A = 25°C.

Note 4: Input currents are a strong function of temperature. Due to high speed testing they are specified a junction temperature

T; = 25° C, self heating will cause an increase in current in manual tests.


auxiliary circuits (shown for TO-5 pin out)






Offset Null


Protecting Inputs From ± 150V Transients



Boosting Output Drive to ± 100 mA


typical applications






Precision Voltage Comparator


typical applications (con't)



Picoamp Amplifier for pH Meters and Radiation Detectors




Precision Subtractor for Automatic Test Gear



Sensitive Low Cost "VTVM"

Ultra Low Level Current Source



INTEGRATE RESET TO 13

AND 13

AND 13

AND 13

AND 13

AND 13

AND 13

AND 13

AND 13

AND 13

AND 13

AND 13

AND 13

AND 13

AND 13

AND 13

AND 13

AND 13

AND 13

AND 13

AND 13

AND 13

AND 13

AND 13

AND 13

AND 13

AND 13

AND 13

AND 13

AND 13

AND 13

AND 13

AND 13

AND 13

AND 13

AND 13

AND 13

AND 13

AND 13

AND 13

AND 13

AND 13

AND 13

AND 13

AND 13

AND 13

AND 13

AND 13

AND 13

AND 13

AND 13

AND 13

AND 13

AND 13

AND 13

AND 13

AND 13

AND 13

AND 13

AND 13

AND 13

AND 13

AND 13

AND 13

AND 13

AND 13

AND 13

AND 13

AND 13

AND 13

AND 13

AND 13

AND 13

AND 13

AND 13

AND 13

AND 13

AND 13

AND 13

AND 13

AND 13

AND 13

AND 13

AND 13

AND 13

AND 13

AND 13

AND 13

AND 13

AND 13

AND 13

AND 13

AND 13

AND 13

AND 13

AND 13

AND 13

AND 13

AND 13

AND 13

AND 13

AND 13

AND 13

AND 13

AND 13

AND 13

AND 13

AND 13

AND 13

AND 13

AND 13

AND 13

AND 13

AND 13

AND 13

AND 13

AND 13

AND 13

AND 13

AND 13

AND 13

AND 13

AND 13

AND 13

AND 13

AND 13

AND 13

AND 13

AND 13

AND 13

AND 13

AND 13

AND 13

AND 13

AND 13

AND 13

AND 13

AND 13

AND 13

AND 13

AND 13

AND 13

AND 13

AND 13

AND 13

AND 13

AND 13

AND 13

AND 13

AND 13

AND 13

AND 13

AND 13

AND 13

AND 13

AND 13

AND 13

AND 13

AND 13

AND 13

AND 13

AND 13

AND 13

AND 13

AND 13

AND 13

AND 13

AND 13

AND 13

AND 13

AND 13

AND 13

AND 13

AND 13

AND 13

AND 13

AND 13

AND 13

AND 13

AND 13

AND 13

AND 13

AND 13

AND 13

AND 13

AND 13

AND 13

AND 13

AND 13

AND 13

AND 13

AND 13

AND 13

AND 13

AND 13

AND 13

AND 13

AND 13

AND 13

AND 13

AND 13

AND 13

AND 13

AND 13

AND 13

AND 13

AND 13

AND 13

AND 13

AND 13

AND 13

AND 13

AND 13

AND 13

AND 13

AND 13

AND 13

AND 13

AND 13

AND 13

AND 13

AND 13

AND 13

AND 13

AND 13

AND 13

AND 13

AND 13

AND 13

AND 13

AND 13

AND 13

AND 13

AND 13

AND 13

AND 13

AND 13

AND 13

AND 13

AND 13

AND 13

AND 13

AND 13

AND 13

AND 13

AND 13

AND 13

AND 13

AND 13

AND 13

AND 13

AND 13


AND 13

AND 13

True instrumentation Amplifier


AMALOG INPUT AMENTAL POLYSTER AMENTAL PO

Precision Integrator




Precision Sample and Hold

Re-Zeroing Amplifier



typical performance characteristics (con't)



National Semiconductor

Amplifiers

LH0024/LH0024C High Slew Rate Operational Amplifier

general description

The LH0024/LH0024C is a very wide bandwidth, high slew rate operational amplifier intended to fulfill a wide variety of high speed applications such as buffers to A to D and D to A converters and high speed comparators. The device exhibits useful gain in excess of 50 MHz making it possible to use in video applications requiring higher gain accuracy than is usually associated with such amplifiers.

features


- Very high slew rate $-500 \text{ V/}\mu\text{s}$ at Av = +1
- Wide small signal bandwidth 70 MHz
- Wide large signal bandwidth 15 MHz
- High output swing ±12V into 1K

- Offset null with single pot
- Low input offset 2 mV
- Pin compatible with standard IC op amps

The LH0024/LH0024C's combination of wide bandwidth and high slew rate make it an ideal choice for a variety of high speed applications including active filters, oscillators, and comparators as well as many high speed general purpose applications.

The LH0024 is guaranteed over the temperature range -55° C to $+125^{\circ}$ C, whereas the LH0024C is guaranteed -25° C to $+85^{\circ}$ C.

schematic and connection diagrams



Metal Can Package



Note: For heat tink use Thermelloy 2230-5 series.

Order Number LH0024H or LH0024CH See Package H08B

typical applications

TTL Compatible Comparator

V_{N1} V_{N2} V_{N2} V_{N3} V_{N4}
INPUT OUTPUT

Offset Null

absolute maximum ratings

Supply Voltage
Input Voltage
Differential Input Voltage
Power Dissipation
Operating Temperature Range
LH0024

±18V Equal to Supply ±5V 600 mW -55°C to +125°C

Storage Temperature Range Lead Temperature (Soldering, 10 sec) -55°C to +125°C -25°C to +85°C -65°C to +150°C 300°C

dc electrical characteristics (Note 1)

LH0024C

PARAMETER	CONDITIONS		LH0024			LH0024C		
	33/3/110/13	MIN	TYP	MAX	MIN	TYP	MAX	UNITS
Input Offset Voltage	$R_S = 50\Omega$, $T_A = 25^{\circ}C$ $R_S = 50\Omega$		2.0	4.0 6.0		5.0	8.0 10.0	mV mV
Average Temperature Coefficient of Input Offset Voltage	V _S = ±15V, R _S = 50Ω -55°C to 125°C		-20			- 25		μV/°C
Input Offset Current	T _A = 25°C		2.0	5.0 10.0		4.0	15.0 20.0	μΑ μΑ
Input Bias Current	T _A = 25°C		15	30 40		18	40 50	μA μA
Supply Current			12.5	15	1	12.5	15	mA
Large Signal Voltage Gain	$V_S = \pm 15V$, $R_L = 1k$, $T_A = 25^{\circ}C$ $V_S = \pm 15V$, $R_L = 1k$	4 3	5		3 2.5	4	.0	V/mV V/mV
Input Voltage Range	V _S = ±15V	±12	±13		±12	±13		V
Output Voltage Swing	$V_S = \pm 15V$, $R_L = 1k$, $T_A = 25^{\circ}C$ $V_S = \pm 15V$, $R_L = 1k$	±12 ±10	±13		±10 ±10	±13		V V
Slew Rate	$V_S = \pm 15V$, $R_L = 1k$, $C_1 = C_2 = 30 \text{ pF}$ $A_V = +1$, $T_A = 25^{\circ}\text{C}$	400	500		250	400		V/μs
Common Mode Rejection Ratio	$V_S = \pm 15V$, $\Delta V_{IN} = \pm 10V$ $R_S = 50\Omega$		60		!	60		dB
Power Supply Rejection Ratio	$\pm 5V \le V_S \le \pm 18V$ R _S = 50Ω		60			60		dB


Note 1: These specifications apply for $V_S = \pm 15V$ and $-55^{\circ}C$ to $+125^{\circ}C$ for the LH0024 and $-25^{\circ}C$ to $+85^{\circ}C$ for the LH0024C.

frequency compensation


TABLE !


CLOSED LOOP GAIN	c,	C ₂	C ₃
100	0	0	0
20	0	0	0
10	0	20 pF	1 pF
1	30 pF	30 pF	3 pF


Frequency Compensation Circuit





typical performance characteristics




















applications information

1. Layout Considerations

The LH0024/LH0024C, like most high speed circuitry, is sensitive to layout and stray capacitance. Power supplies should be by-passed as near the device as is practicable with at least .01 µF disc type capacitors. Compensating capacitors should also be placed as close to device as possible.

2. Compensation Recommendations

Compensation schemes recommended in Table 1 work well under typical conditions. However, poor layout and long lead lengths can degrade the performance of the LH0024 or cause the device to oscillate. Slight adjustments in the values for C1, C2, and C3 may be necessary for a given layout. In particular, when operating at a gain of

-1, C3 may require adjustment in order to perfectly cancel the input capacitance of the device.

When operating the LH0024/LH0024C at a gain of +1, the value of R1 should be at least 1K ohm.

The case of the LH0024 is electrically isolated from the circuit; hence, it may be advantageous to drive the case in order to minimize stray capacitances.

3. Heat Sinking

The LH0024/LH0024C is specified for operation without the use of an explicit heat sink. However, internal power dissipation does cause a significant temperature rise. Improved offset voltage drift can be obtained by limiting the temperature rise with a clip-on heat sink such as the Thermalloy 2228B or equivalent.

LH0032/LH0032C Ultra Fast FET Operational **Amplifier**

general description

The LH0032/LH0032C is a high slew rate, high input impedance differential operational amplifier suitable for diverse application in fast signal handling. The high allowable differential input voltage, ease of output clamping, and high output drive capability particularly suit it for comparator applications. It may be used in applications normally reserved for video amplifiers allowing the use of operational gain setting and frequency response shaping into the megahertz region.

features

High slew rate

500 V/us 70 MHz

 $10^{12}\Omega$

High bandwidth

High input impedance

Low input bias current

20 pA max

Amplifiers


- Offset null with single pot
- Low input offset voltage

2 mV max


No compensation for gains above 50

The LH0032's wide bandwidth, high input impedance and high output capacity make it an ideal choice for applications such as summing amplifiers in high speed D to A's, buffers in data acquisition systems, and sample and hold circuits. Additional applications include high speed integrators and video amplifiers. The LH0032 is guaranteed over the temperature range -55°C to +125°C and the LH0032C is guaranteed from -25°C to +85°C.


schematic and connection diagrams



Metal Can Package



Order Number LH0036G or LH0036CG See NS Package H12B



absolute maximum ratings

Supply Voltage Input Voltage Differential Input Voltage

Power Dissipation
Operating Temperature Range LH0032

LH0032C Storage Temperature Range Lead Temperature (Soldering, 10 sec) ±18V ±V_S ±30V See curve

-55°C to +125°C -25°C to +85°C

-65°C to +150°C 300°C

dc electrical characteristics (Note 1)

			LH0032			LH00320	:	UNITS
PARAMETER	CONDITIONS	MIN	TYP	MAX	MIN	TYP	MAX	UNITS
Input Offset Voltage	T ₁ = 25°C (Note 3)		2	. 5		5	15	mV
				10			20	mV
Average Offset Voltage Drift	·		25			25		μV/°C
Input Bias Current	T_ = 25°C (Note 3)		10	100		25	200	pΑ
•				50			15.0	nA
Input Offset Current	T.j = 25°C (Note 3)		5	25		10	50	pА
	-			25			5	n A
Large Signal Voltage Gain	$V_{OUT} = \pm 10V$, $f = 1 \text{ kHz}$, $R_L = 1 \text{ k}\Omega$, $T_3 = 25^{\circ}\text{ C}$	60	70		60	70		dB .
	$V_{OUT} = \pm 10V$, $f = 1$ kHz, $R_L = 1$ k Ω	57			57			dB
Input Voltage Range		±10	±12		±10	±12		V
Output Voltage Swing	R _L = 1 kΩ	±10	±13.5		±10	±13	ļ.	٧
Power Supply Rejection Ratio	$\Delta V_S = \pm 10V$	50	60		50	60		dB
Common Mode Rejection Ratio	ΔV _{IN} = 10V	50	60		50	60		dB
Supply Current	T _J = 25°C		18	20		20	22	mA

ac electrical characteristics (Note 2)


PARAMETER	CONDITIONS	MIN	TYP	MAX	UNITS
Slew Rate .	$A_V = +1, \Delta V_{1N} = 20V$	350	500		V/µs
Settling Time to 1% of Final Value	$A_V = -1$, $\Delta V_{1N} = 20V$		100		ns
Settling Time to 0.1% of Final Value	$A_V = -1$, $\triangle V_{1N} = 20V$		300		ns
Small Signal Rise Time	$A_V = +1$, $\Delta V_{IN} = 1V$	91	8	20	ns
Small Signal Delay Time	$A_V = +1$, $\Delta V_{1N} = 1V$		10	25	ns

Note 1: These specifications apply at $V_S = \pm 15V$ and over $-55^{\circ}C$ to $\pm 125^{\circ}C$ for the LH0032 and $\pm 25^{\circ}C$ to $\pm 85^{\circ}C$ for the LH0032C, unless otherwise specified.


Note 2: These specifications apply for $V_S = \pm 15 V$, $R_L = 1 \, k\Omega$ and $T_J = 25^{\circ} \, C$

Note 3: Due to high speed automatic testing, these parameters are correlated to junction temperature.


typical performance characteristics (con't)



auxiliary circuits




Output Short Circuit Protection




typical applications (con't)


Unity Gain Amplifier




10X Buffer Amplifier



100X Buffer Amplifier




Non-Compensated Unity Gain Inverter




typical applications (con't)

High Speed Sample and Hold



Current Mode Multiplexer



applications information

Power Supply Decoupling

The LH0032/LH0032C like most high speed circuits is sensitive to layout and stray capacitance. Power supplies should be by-passed as near to Pins 10 and 12 as practicable with low inductance capacitors such as $0.01\,\mu\text{F}$ disc ceramics. Compensation components should also be located close to the appropriate pins to minimize stray reactances.

Input Capacitance

The input capacitance to the LH0032/LH0032C is typically 5 pF and thus may form a significant time constant with high value resistors. For optimum performance, the input capacitance to the inverting input should be compensated by a small capacitor across the feedback resistor. The value is strongly dependent on layout and closed loop gain, but will typically be in the neighborhood of several picofarads.

In the non-inverting configuration, it may be advantageous to bootstrap the case and/or a guard conductor to the inverting input. This serves both to divert leakage currents away from the non-inverting input and to reduce the effective input capacitance. A unity gain follower so treated will have an input capacitance under a picofarad.

Heat Sinking

While the LH0032/LH0032C is specified for operation without any explicit head sink, internal power dissipation does cause a significant temperature rise. Improved bias current performance can thus be obtained by limiting this temperature rise with a small head sink such as the Thermalloy No. 2241 or equivalent. The case of the device has no internal connection, so it may be electrically connected to the sink if this is advantageous. Be aware, however, that this will affect the stray capacitances to all pins and may thus require adjustment of circuit compensation values.

National Semiconductor

Amplifiers

LH0044 Series Precision Low Noise Operational Amplifiers

General Description

The LH0044 Series is a low noise, ultra-stable, high gain, precision operational amplifier family intended to replace either chopper-stabilized monolithic or modular amplifiers. The devices are particularly suited for differential mode, inverting, and non-inverting mode applications requiring very low initial offset, low offset drift, very high gain, high CMRR, and high PSRR. In addition, the LH0044 Series' low initial offset and offset drift eliminate costly and time consuming null adjustments at the systems level. The superior performance afforded by the LH0044 Series is made possible by advanced processing and testing techniques, as well as active laser trim of critical metal film resistors to minimize offset voltage and drift. Unique construction eliminates thermal feedback effects.

The I H0044 Series is an excellent choice for a wide range of precision applications including strain gauge bridges, thermocouple amplifiers, and ultrastable reference amplifiers. The LH0044 and LH0044A are guaranteed over the temperature range of -55°C to +125°C, and the LH0044AC, LH0044B, and LH0044C are quaranteed from -25°C to +85°C. The device is available in standard TO-5 op amp pin out and is compatible with LM108A, LM725, and LM741 type amplifiers.

Features

25µV max Low input offset voltage

±1µV/month max Excellent long-term stability $0.5\mu V/^{\circ}C$ max Low offset drift

0.7μVp-p max 0.1 Hz to 10 Hz Very low noise

High CMRR and PSRR 120 dB min


120 dB min

High open loop gain

±13V min ■ Wide common-mode range

±2V to ±20V Wide supply voltage range

Equivalent Circuit and Connection Diagram



Metal Can Package

TOP VIEW

Order Number LH0044H, LH0044AH, LH0044CH, LH0044ACH, LH0044BH See Package H08B

Absolute Maximum Ratings

Supply Voltage Power Dissipation Differential Input Voltage (Note 4) Input Voltage (Note 5) **Output Short-Circuit Duration**

±20V 600 mW ±1V ±15V Continuous

Operating Temperature Range LH0044, LH0044A LH0044AC, LH0044B, LH0044C Storage Temperature Range

Lead Temperature (Soldering, 10 seconds)

-55°C to +125°C -25°C to +85°C -65°C to +150°C 300°C

DC Electrical Characteristics (Note 1)

				L	MITS			
PARAMETER	CONDITIONS	LI	10044A/LH00	044AC	LH004	4/LH0044B/	LH0044C	UNITS
		MIN	TYP	MAX	MIN	TYP	MAX	1
Input Offset Voltage	$T_A = 25^{\circ}C$, $R_S = 50\Omega$, $V_{CM} = 0V$ LH0044C Only		8	25		1.2	50 100	μV μV
Input Offset Voltage	$R_S = 50\Omega$, $V_{CM} = 0V$ LH0044A and LH0044B Only			50 75			150 75	μV μV
Average Input Offset Voltage Drift	$T_{MIN} \le T_A \le T_{MAX}$ LH0044B Only		0.1	0.5		0.2	1.3 0.5	μV/°C μV/°C
Long-Term Stability	(Note 2)		0.2	1		0.3	2	μV/month
Input Noise Voltage (Note 3)	BW = 0.1 Hz to 10 Hz, $R_S = 50\Omega$ $R_S = 10 k\Omega$ Imbalance		0.35 0.50	0.7 0.9		0.35 0.50	0.8	μVp-p μVp-p
Thermal Feedback Coefficient			0.005			0.005		μV/mW
Open Loop Voltage Gain	R _L = 10 kΩ	120	145		114	140		dB
Common-Mode Rejection Ratio	$-10V \le V_{CM} \le + 10V$	120	145		114	140		dB
Power Supply Rejection Ratio	$\pm 3V \le V_S \le \pm 18V$	120	145		114	140		dB
Input Voltage Range		±13	±13.8		±12	±13.5		
Output Voltage Swing	R _L = 10 kΩ	±13	±13.7		±12	±13.5		V
Input Offset Current	25°C ≤ T _A ≤ T _{MAX} T _{MIN} ≤ T _A < 25°C		1.0	2.5 5.0		1.5	5.0 10.0	nA nA
Average Input Offset Current Drift			5	40		15	80	pA/°C
Input Bias Current	25° C \leq T _A \leq T _{MAX} T _{MIN} \leq T _A $<$ 25° C		8.5	15 50		10	30 100	nA nA
Average Input Bias Current Drift			50	300		100	600	pA/°C
Differential Input Impedance		5	10		2.5	8		МΩ
Common-Mode Input Impedance			2 x 10 ¹¹	-		2 x 10 ¹¹		Ω
Supply Current	I _L = 0		0.9	3.0		1.0	4.0	mA
Power Dissipation			27	90		30	120	mw mw

AC Electrical Characteristics $T_A = 25^{\circ}C$, $V_S = \pm 15V$

PARAMETER	CONDITIONS	TYP	UNITS
Input Noise Voltage	$R_S = 1 \text{ k}\Omega$, $f_O = 10 \text{ Hz}$ $R_S = 1 \text{ k}\Omega$, $f_O = 1 \text{ kHz}$	11 9	nV/√Hz nV/√Hz
Slew Rate	$A_V = +1$, $R_L = 10 \text{ k}\Omega$, $V_{1N} = \pm 10V$	0.06	V/μs
Large Signal Bandwidth	$A_V = +1$, $R_L = 10 \text{ k}\Omega$, $V_{IN} = \pm 10 \text{ V}$	1	kHz
Overload Recovery Time	$A_V = +100, V_{IN} = -100 \text{ mV}, \Delta V_{IN} = 200 \text{ mV}$	5	μs
Small Signal Bandwidth	$A_V = +1$, $R_L = 10 \text{ k}\Omega$	400	kHz
Small Signal Rise Time	$A_V = +1$, $R_L = 10 \text{ k}\Omega$, $V_{IN} = 10 \text{ mV}$	2.5	μs
Overshoot	$A_V = +1$, $R_L = 10 \text{ k}\Omega$, $V_{IN} = 10 \text{ mV}$, $C_i = 100 \text{ pF}$	10	%

Note 1: All specifications apply for all device grades, at $V_S = \pm 15V$, and from T_{MIN} to T_{MAX} unless otherwise specified. T_{MIN} is -55°C and T_{MAX} is +125°C for the LH0044A and LH0044. T_{MIN} is -25°C and T_{MAX} is +85°C for the LH0044AC, LH0044B and LH0044C. Typicals are given for $T_A = 25^{\circ}C$.


Note 2: This parameter is not 100% tested; however, 90% of the devices are guaranteed to meet this specification after one month of operation and after initial turn-on stabilization.

Note 3: Noise is 100% tested on the LH0044A, LH0044AC and LH0044B only. 90% of the LH0044 and LH0044C devices are guaranteed to meet this specification.

Note 4: The inputs are shunted by back-to-back diodes for over-voltage protection. Excessive current will flow for differential input voltages in excess of 1V. Input current should be limited to less than 1 mA.

Note 5: For supply voltages less than ±15V, the absolute maximum input voltage is equal to the supply voltage.

Typical Performance Characteristics



Applications Information

LOW DRIFT CONSIDERATIONS

Achieving ultra-low drift in practical applications requires strict attention to board layout, thermocouple effects, and input guarding. For specific recommendations refer to AN-63 and AN-79.

A point worth stressing with regard to low drift specifications is testing of the LH0044. Simply stated—it is virtually impossible to test the device using a thermoprobe or other form of local heating. A one degree centigrade temperature gradient can account for tens of microvolts of virtual offset (or drift). The test circuit of Figure 1 is recommended for use in a stabilized oven or continuously stirred oil bath with the entire circuit inside the oven or bath. Isothermal layout of the resistors is advised in order to minimize thermocouple induced EMF's.




FIGURE 1. LH0044 Temperature Test Circuit

OVER COMPENSATION

The LH0044 may be overcompensated in order to minimize noise bandwidth by paralleling the internal 100 pF capacitor with an external capacitor connected between pins 1 and 6. Unity gain frequency may be predicted by:

$$f = \frac{4 \times 10^{-5}}{100 \text{ pF} + C_{\text{ext}} \text{ pF}} \text{ (Hz)}$$

COMPENSATION

For closed loop gains in excess of 10, no external components are required for frequency stability. However, for gains of 10 or less, a $0.01\mu F$ disc capacitor is recommended between pin 7 (V⁺) and pin 8 (Comp). An improvement in ac PSRR will also be realized by use of the $0.01\mu F$ capacitor.

OFFSET NULL

In general, further nulling of LH0044 is neither necessary nor recommended. For most applications the specified initial offset is sufficient.

However, for those applications requiring additional null, an obvious temptation might be to place a pot between pins 1 and 8 with the wiper returned to V⁺. This technique will usually result in reduced gain and increased offset drift due to mismatch in the TCR of the pot and R1 and R2. The technique is, therefore, not generally recommended.

The recommended technique for offset nulling the LH0044 is shown in Figure 2. Null is accomplished in A_2 and all errors are divided by the closed loop gain of the LH0044. Additional offset and drift incurred due to use of A_2 is less than $1\mu V/V$ for V^+ and V^- changes and $0.01\mu V/^{\circ}C$ drift for the values shown in Figure 2.






FIGURE 2. LH0044 Null Technique

Typical Applications





Buffered Output for Heavy Loads



X1000 Instrumentation Amp


Typical Applications (Continued)





10V Reference Supply


Precision Dual Tracking Regulator



All resistors are part of National's RA201 resistor array.

OVERALL GAIN	INPUT STAGE GAIN	OUTPUT STAGE GAIN	JUMPER PINS ON RA201
X1	X1	X1	
X2	X1	X2	5 to 7, 12 to 10
X5	X1	X5	6 to 7, 11 to 10
X10	X10	X1	2 to 15 .
X20	X10	X2	2 to 15, 5 to 7, 12 to 10
X50	X10	X5	2 to 15, 6 to 7, 11 to 10
X100	X100	X1	1 to 16
X200	X100	X2	1 to 16, 5 to 7, 12 to 10
X500	X100	X5	1 to 16, 6 to 7, 11 to 10
X995	X199	X5	1 to 14, 6 to 7, 11 to 10
	I	1 1	

Precision Instrumentation Amplifier



National Semiconductor

Amplifiers

LH0045/LH0045C Two Wire Transmitter

general description

The LH0045/LH0045C Two Wire Transmitters are linear integrated circuits designed to convert the voltage from a sensor to a current, and send it through to a receiver, utilizing the same simple twisted pair as the supply voltage.

The LH0045 and LH0045C contain an internal reference designed to power the sensor bridge, a sensitive input amplifier, and an output current source. The output current scale can be adjusted to match the industry standards of 4.0 mA to 20 mA or 10 mA to 50 mA.

Designed for use with various sensors, the LH0045/ LH0045C will interface with thermocouples, strain gauges, or thermistors. The use of the power supply leads as the signal output eliminates two or three extra wires in remote signal applications. Also, current output minimizes susceptibility to voltage noise spikes and eliminates line drop problems.

features

■ High sensitivity $> 10 \,\mu\text{A}/\mu\text{V}$

■ Low input offset voltage 1.0 mV

■ Low input bias current 2.0 nA

■ Single supply operation 10V to 50V

Programmable bridge reference 5.0V to 30V (LH0045G)


■ Non-interactive span and null adjust


Over compensation capability

Supply reversal protection

The LH0045/LH0045C is intended to fulfill a wide variety of process control, instrumentation, and data acquisition applications. The LH0045 is guaranteed over the temperature range of -55°C to +125°C; whereas the LH0045C is guaranteed from -25°C to +85°C.


equivalent schematic and connection diagrams





TOP VIEW **NOTE: PIN 5 IS SHORTED TO PIN 6 TO OBTAIN A NOMINAL *5.1V, $V_{\rm Ngf}$, Left open $v_{\rm nef}$: *10V the case is isolated from the circuit for both to 3 and to 8

Order Number LH0045G or LH0045CG See Package H12B



Order Number LH0045K or LH0045CK
See Package K08A


absolute maximum ratings

Supply Voltage (L1 to common) +50V Input Current ±20 mA Input Voltage (Either Input to Common) 0V to V_{REF} Differential Input Voltage ±20 V Output Current (Either L1 or L2) 50 mA Reference Output Current 5.0 mA Power Dissipation LH0045G 1.5W LH0045K 3.0W Operating Temperature Range LH0045 -55°C to +125°C LH0045C -25°C to +85°C Storage Temperature Range -65°C to +150°C Lead Temperature (Soldering, 10 seconds) 300°C


electrical characteristics (Note 1)

				LIN	MITS			i
PARAMETER	CONDITIONS		LH0045			LH0045C		UNITS
		MIN	TYP	MAX	MIN	TYP	MAX	
Input Offset Voltage (V _{OS})	$l_S = 4.0 \text{ mA}, T_A = 25^{\circ}\text{C}$ $l_S = 4.0 \text{ mA}$		0.7	2.0 3.0		2.0	7.5 10	m\ m\
Offset Voltage Temperature Coefficient ($\Delta V_{OS}/\Delta T$)	I _S = 4.0 mA	!	3.0			6.0		μ ν/° (
Input Bias Current (I _B)	T _A = 25°C		0.8	2.0 3.0		1.5	7.0 10	n A
Input Offset Current (I _{OS})	T _A = 25°C		0.05	0.2 0.4		0.2	1.0 1.5	n A
Open Loop Transconductance (g _{MOL})	$\Delta I_S = 4.0 \text{ mA}$ to 20 mA $\Delta I_S = 10 \text{ mA}$ to 50 mA	10 ⁶ 2×10 ⁶	10 ⁷ 2x10 ⁷		10 ⁶ 2×10 ⁶	10 ⁷ 2x10 ⁷		μί μί
Supply Voltage Range (V _S)	LH0045G pins 5 and 6 open	9.0 15		50 50	9.0 15		50 50	\ \ \
Input Voltage Range (V _{IN})	LH0045G pins 5 and 6 open	1.0 1.0		3.3 7.6	1.0 1.0		3.3 7.6	\ \
Open Loop Output Impedance (R _{OUT})	$V_S = 10V \text{ to } 45V, I_S = 4.0 \text{ mA}, T_A = 25^{\circ}\text{C}$		1.0			1.0		WZ
Common Mode Rejection Ratio (CMRR)	$\Delta V_{IN} = 1.0V \text{ to } 3.3V,$ $I_S = 12 \text{ mA}$	0.1	0.05		0.1	0.05		mV/\
Power Supply Rejection Ratio (PSRR)	ΔV _S = 10V to 45V, i _S = 12 mA	0.1	0.01		0.1	0.01		mV/V
Open Loop Supply Current (I _{SOL})	V _S = 50V		2.0	3.0		2.0	3.0	mA
Reference Voltage Load Regulation (ΔV _{REF} /ΔI _{REF})	$\Delta I_{REF} = 0$ mA to 2.0 mA, $T_A = 25^{\circ}C$		0.05	0.2		0.05	0.2	90
Reference Voltage Line Regulation ($\Delta V_{REF}/\Delta V_S$)	$\Delta V_s = 10V \text{ to } 45V,$ $T_A = 25^{\circ}C$		0.3	0.5		0.3	0.7	mV/V
Reference Voltage Temperature Coefficient ($\Delta V_{REF}/\Delta T$)	I _{REF} = 2.0 mA		0.004			0.004		%/°C
Reference Voltage (V _{REF})	I _{REF} = 2.0 mA, T _A = 25°C I _{REF} = 2.0 mA, T _A = 25°C, LH0045G pins 5 and 6 open	4.3 8.6	5.1 10.3	5.9 12	4.3 8.6	5.1 10.3	5,9 12	v v
Resistor R9	I _S = 12 mA, T _A = 25°C	95	100	105	95	100	105	Ω
Average Temperature Coefficient of R9 (TCR ₉)	I _S = 12 mA		50	300		50	300	PPM/°C
Resistor R5	I _S = 1.0 mA, T _A = 25°C	950	1000	1050	950	1000	1050	Ω
Average Temperature Coefficient of R5 (TCR ₅)	I _S = 1.0 mA		50	300		50	300	PPM/°C
nput Resistance (R _{IN})	T _A = 25°C		50	i		50		мΩ

Note 1: Unless otherwise specified, these specifications apply for $\pm 10V \le V_S \le \pm 50V$, pin 5 shorted to pin 6 on the LH0045G, over the temperature range -55° C to $\pm 125^{\circ}$ C for the LH0045 and -25° C to $\pm 85^{\circ}$ C for the LH0045C.




typical applications*




FOR 1 μ A FULL SCALE, $R_{1M}=V_{1M}/1 \mu$ A = SDURCE IMPEDANCE @ PIN 11 e.g., V_{1M} (FULL SCALE) = 10 mV, $R_{1M}=1$ 0k 8RIGGE IMPEDANCE = 6.6k, \odot R = 10k = 6.6k = 9.2k


Thermocouple Input Transmitter



Resistance Bridge Input Transmitter




Electronic Temperature Sensor



Remote Sensing Digital Thermometer

^{*}Pin numbers refer to 'G' package. All voltages indicated by () are measured with respect to common, pin 3.

typical applications*(con't)



*Pin numbers refer to 'G' package. All voltages indicated by () are measured with respect to common, pin 3.

Instrumentation Amplifier Transmitter

applications information

CIRCUIT DESCRIPTION AND OPERATION

A simplified schematic of the LH0045/LH0045C is shown in Figure 1. Differential amplifier, A_2 converts very low level signals to an output current via transistor 01. Reference voltage diode D1 is used to supply voltage for operation of A_2 and to bias an external bridge. Current source I_1 minimizes fluctuation in the bridge reference voltage due to changes in $V_{\rm S}$.

In normal operation, the LH0045/LH0045C is used in conjunction with an external bridge comprised of R_{B1} through R_{B4} . The bridge resistors in conjunction with bridge return resistor, R_{5} , bias A_{2} in its linear region and sense the input signal; e.g. R_{B4} might be a strain sensitive resistor in a strain gauge bridge. R_{T} is adjusted to purposely unbalance the bridge for 4.0 mA output (null) for zero signal input. This is accomplished by forcing $2.5\mu A$ more through R_{B3} than R_{B4} .

The $2.5\mu A$ imbalance causes a voltage rise of $(2.5\mu A)$ x (100Ω) or $250\mu V$ at the top of $R_{B3}.$ Terminal L2 may be viewed as the output of an op amp whose closed loop gain is approximately R_F/R_{B3} = 1600.

The $250\mu V$ rise at the top of R_{B3} causes a voltage drop of (1600) x (250\mu V) or -0.4V across R9. An output current, l_{S} , equal to 0.4V/R9 or 4.0 mA is thus established in Q1. If R_{B4} is now decreased by 1.0Ω (due to application of a strain force), a -1.0 mV change in input voltage will result. This causes L2 to drop to -2.0V. The output current would then be $2.0V/100\Omega$ or 20 mA (Full Scale). If R_{B3} is a resistor of the same material as R_{B4} but not subjected to the strain, temperature drift effects will be equal in the two legs and will cancel.

In actual practice the loading effects of R_{B2} on the gain (span) and R_{F} on output current must be taken into account.




FIGURE 1. LH0045 Simplified Schematic

THERMAL CONSIDERATIONS

The power output transistor of the LH0045 is thermally isolated from the signal amplifier, A2. Nevertheless, a change in the power dissipation will cause a change in the temperature of the package and thus may cause amplifier drift. These temperature excursions may be minimized by careful heat sinking to hold the case temperature equal to the ambient. With the TO-8 (G) package this is best accomplished by a clip-on heat sink such as the Thermalloy #2240A or the Wakefield #215-CB. The 8 lead TO-3 is particularly convenient for heat sinking, in that it may be bolted directly to many commercial aluminum heat sink extrusions, or to the chassis. In both packages the case is electrically isolated from the circuit.

In addition, the power change can be minimized by operating the device from relatively high supply voltages in series with a relatively high load resistance. When the signal forces the supply current higher, the voltage across the device will be reduced and the internal power dissipation kept nearly equal to the low current, high voltage condition.

For example, take the case of a 4.0 mA to 20 mA transmitter with a 24V supply and a 100Ω load resistance. The power at 4.0 mA is $(23.6V) \times (4.0 \text{ mA}) = 94.4 \text{ mW}$ while at full scale the power is $(22V) \times (20 \text{ mA}) = 440 \text{ mW}$. The net change in power is 345 mW. This change in power will cause a change in temperature and thus a change in offset voltage of A_2 .

If the optimum load resistance of 800Ω (from Figure 2) is used, the power at null is $[24V-(4.0 \text{ mA}) \times (800\Omega)]$ (4.0 mA) = 83 mW. The power at full scale is $[24V-(20 \text{ mA}) \times (800\Omega)]$ (20 mA) = 160 mW. The net change is 77 mW. This change is significantly less than without the resistor.

If the supply voltage is increased to 48V and the load resistance chosen to be the optimum value from Figure 2 (1.95k), then the power at null is $[48V - (4.0 \text{ mA}) \times (1.95k)]$ (4.0 mA) = 160.8




FIGURE 2. Optimum Load Resistance vs Supply Voltage

mW and the power at full scale is $[48 - (20) \times (1.95k)]$ (20 mA) = 180 mW for a net change of 19.2 mW.

Note that the optimized load resistance is actually the sum of the line resistance, receiver resistances and added external load resistance. However, in many applications the line resistance and receiver resistances are negligible compared to the added external load resistance and thus may be omitted in calculations.

AUXILIARY PINS

The LH0045 has several auxiliary pins designed to provide the user with enhanced flexibility and performance. The following is a discussion of possible uses for these pins.

Programmable V_{REF} — Pins 5 and 6 (LH0045G Only)

The LH0045G provides pins 5 and 6 to allow the user to program the value of the reference voltage. The factory trimmed 10V value is obtained by leaving 5 and 6 open. A short between 5 and 6 will program the reference to a nominal 5.1V (equivalent to the fixed value used in the LH0045K).

A resistor or pot may be placed between pin 5 and common (pin 3) to obtain reference voltages between 10V and 30V or between pin 5 and pin 7 for reference voltages below 10V. Increased reference voltage might be useful to extend the positive common mode range or to accommodate transducers requiring higher supply voltage. A plot of resistance between pin 5 and pin 3 versus V_{REF} is given in the typical electrical characteristics section. V_{BEE} may be adjusted about its nominal value by arranging a pot from VREF to common and feeding a resistor from the wiper into pin 5 so that it may either inject or extract current. Lastly, pin 5 may be used as a nominal 1.7V reference point, if care is taken not to unduly load it with either dc current or capacitance. Obviously, higher supply voltages must be used to obtain the higher reference values. The minimum supply voltage to reference voltage differential is about 4.0V.

Bridge Return

An applications resistor is provided in the LH0045 with a nominal value of 1.0 k Ω . The primary application for the resistor is to maintain the minimum common mode input voltage (1.0V) required by the signal amplifier, A_2 . A typical input application might utilize a strain gauge or thermistor bridge where the resistance of the sensor is 100 Ω . Since only 1.0 mA may be drawn from V_{REF} , the 1.0 k Ω bridge return resistor is used to bias A_2 in its linear region as shown in Figure 3.




FIGURE 3. Use of Bridge Return

Over Compensation — Pin 8 (LH0045G), Pin 6 (LH0045K)

Over compensation of the signal amplifier, A₂ may be desirable in dc applications where the noise-bandwidth must be minimized. A capacitor should be placed between pin 8 (pin 6 on the LH0045K) and pin 3, common.

Typically,

$$f_{3db} = \frac{1}{2 \pi R (C_1 + C_{EXT})}$$

where:

 $R = 400 M\Omega$

C1 = Internal Compensation Capacitor = 100 pF

C_{EXT} = External (over-compensation) Capacitor

Input Guard - Pins 9 and 12 (LH0045G)

Pins 9 and 12 have no internal connection whatever and thus need not be used. In some critical low current applications there may be an advantage to running a guard conductor between the inputs and the adjacent pins to intercept stray leakage currents. Pins 9 and 12 may be connected to this guard to simplify the PC board layout and allow the guard to continue under the device. (See AN-63 for further discussion of guarding techniques.)

NULL AND SPAN ADJUSTMENTS

Most applications of the LH0045 will require potentiometers to trim the initial tolerances of the sensor, the external resistors and the LH0045 itself. The preferred adjustment procedure is to stimulate the sensor, alternating between two known values, such as zero and full scale. The span and null are adjusted by monitoring the output current on a chart recorder, meter, or oscilloscope. A full scale stimulus is applied to the sensor and the span potentiometer adjusted for the desired full scale. Then, to adjust the null, apply a zero percent signal to the sensor and adjust the null potentiometer for the desired zero percent current indication.

If it is impractical to cycle the sensor during the calibration procedure, the signal may be simulated electrically with two cautions: 1) the calibration

signal must be floating and 2) the calibration thus achieved does not account for sensor inaccuracies and/or errors in the signal generator.

SENSOR SELECTION

Generally it is easiest to use an insulated sensor. If it is necessary to use a grounded sensor, the power supply must be isolated from chassis ground to avoid extraneous circulating currents.

DESIGN EXAMPLE

There are numerous circuit configurations that may be utilized with the LH0045. The following is intended as a general design example which may be extended to specific cases.

Circuit Requirements

Output Characteristics

a. 0% = 4.0 mA (NULL)

b. 100% = 20 mA (SPAN = 16 mA)

c. Supply Voltage = 24V

Input (Sensor) Characteristics

a. V_{IN} = 100 mV (Full Scale)

b. V_{IN} = 0 mV (Zero Scale)

c. Source Impedance $\leq 1.0\Omega$

General Characteristics

a. $0^{\circ}C \leq T_A \leq +75^{\circ}C$

b. Overall Accuracy ≤ 0.5%




FIGURE 4. Design Example Circuit

Selection of RF

Input bias current to the LH0045C is guaranteed less than 10 nA. Furthermore, the change in I_B over the temperature range of interest is typically under 1.0 nA. If I_2 $_{SPAN}$ is selected to be 1.0 μA (1000 Δ I_B) errors due to Δ I_B/Δ T will be less than 0.1%. For SPAN = 16 mA.

$$V_{SPAN} = \Delta V_1 = -(16 \text{ mA})(R9) = -1.6V$$

where R9 = Internal Current Set Resistor = 100Ω For $I_{2 \text{ SPAN}}$ = $1.0 \mu A$,

$$R_F = \frac{V_{SPAN}}{I_{2SPAN}} = \frac{-1.6V}{1.0\mu A} = 1.6M$$

 $R_E = 1.6 M\Omega$

Selection of R_{R1} and R_{R2}

The minimum input common mode voltage, V_{MIN} required at the pin 10 input of A_2 is 1.0V. Furthermore, the maximum open loop supply current (I_{SOL}) drawn by the LH0045 is 3.0 mA. That leaves $I_{MIN}=4.0$ mA =3.0 mA = 1.0 mA left to bias the bridge at null. Hence:

$$R_{B2} \ge \frac{V_{MIN}}{I_{MIN}} = \frac{1.0V}{1.0 \text{ mA}} = 1.0 \text{ k}\Omega$$

And,

$$\frac{V_{REF} R_{B2}}{R_{B1} + R_{B2}} = 1.0V$$

$$R_{B1} = R_{B2} \frac{V_{REF} - 1.0V}{1.0V}$$

$$= 1.0k (5.1 - 1.0)$$

$$R_{B1} \cong 4.0 \text{ k}\Omega$$


Alternatively, an LM113, 1.22V reference diode, or an op amp such as the LM108 may be used to bias the signal amplifier, A_2 as shown in Figure 5. These techniques have the advantage of lowering the impedance seen at pin 10.

Selection of Ros

 R_{OS} is selected to provide the null current of 4.0 mA, $V_{1-NULL}=4.0$ mA x $100\Omega=0.4V$. From previous calculations we know that $V_{MIN}=1.0V$. The voltage pin 11, V_{2} is:

$$V_2 = V_{MIN} + V_{OS} \cong V_{MIN}$$

for $V_{IN} = 0V$



Hence, the current required to generate the null voltage, $I_{2\ NULL}$ is:

$$I_{2 \text{ NULL}} = \frac{V_{MIN} - V_{1 \text{ NULL}}}{R_{F}}$$
$$= \frac{1.0V - (-0.4V)}{1.6 \text{ M}\Omega} = 0.875\mu\text{A}$$

This current must be provided by $R_{\mbox{\scriptsize OS}}$ from $V_{\mbox{\scriptsize REF}}$, hence:

$$R_{OS} = \frac{V_{REF} - V_{MIN}}{I_{2 \, NULL}}$$

The nominal value for V_{REF} is 5.1V, therefore the nominal value for R_{OS} is:

$$\frac{5.1V - 1.0V}{0.875\mu A}$$
 or

 $R_{OS} = 4.6 M\Omega$

It should be noted however, that the variation of V_{REF} may be as high as 5.9V or as low as 4.3V. Furthermore, the tolerances of R9 (100 Ω), R_{B1} , R_{B2} , and the input V_{OS} of A_2 would predict values for R_{OS} as low as 3.98M and as high as 5.43M. The implication is that in the specific case, R_{OS} should be implemented with a pot, of appropriate value, in order to accommodate the tolerances of V_{REF} , R_{OS} , R_{B1} , R_{B2} , etc.

Selection of R

SPAN is required to be 16 mA. From feedback theory and the gain equation we know:

$$I_{SPAN} = V_{IN} \frac{R_F}{R} \times \frac{1}{R9}$$

where:

R = total impedance in signal path between pin 10 and pin 11

R9 = Current setting resistor = 100Ω

V_{IN} = Full scale input voltage = 100 mV




FIGURE 5. Alternate Biasing Techniques

As before, uncertainties in device parameters might dictate that R_{F} be made a pot of appropriate value

Summary of the Steps to Determine External Resistor Values

- Select I_{FULL} SCALE = I_{NULL} + I_{SPAN} for the desired application. (I_{NULL} is frequently 4.0 mA and I_{FULL} SCALE is frequently 20 mA.)
- 2. Select I_{2 SPAN} so that it is large compared to ΔI_B . 1000 ΔI_B is a good value.
- 3. Determine $V_{SPAN} = \Delta V_2 = (I_{SPAN})(R9)$.
- 4. Determine R_F = (V_{SPAN}/I_{2 SPAN})
- 5. Select

$$\begin{split} R_{B2} & \geq \frac{V_{MIN}}{I_{MIN}} \\ R_{B2} & \geq \frac{1 \text{ VOLT}}{I_{NIII} - I_{SOI}} \end{split}$$

Where:

 V_{MIN} = minimum common mode input voltage

I_{MIN} = minimum available bridge current

I_{SOL} = maximum open loop supply

6. Determine

$$R_{B1} = R_{B2} \frac{V_{REF} - V_{MIN}}{V_{MIN}}$$

- 7. Determine V2 NULL = INULL R9
- 8. Determine

$$I_{2 \text{ NULL}} = \frac{V_{\text{MIN}} - V_{2 \text{ NULL}}}{R_{\text{F}}}$$

9. Determine

$$R_{OS} = \frac{V_{REF} - V_{MIN}}{I_{2NULL}}$$

10. Determine

$$R = \frac{(V_{1N})(R_F)}{(I_{SPAN})(R9)}$$

Where:

VIN = Sensor full scale output voltage

ERROR BUDGET ANALYSIS

Errors Due to Change in VREF (ΔV_{REF})

There are several factors which could cause a change in V_{REF} . First, as the ambient temperature changes, a V_{REF} drift of ± 0.2 mV/°C might be expected. Secondly, supply voltage variations could cause a 0.5 mV/V change in V_{REF} . Lastly, self-heating due to power dissipation variations can cause drift of the reference.

An overall expression for change in VREF is:

$$\Delta V_{REF} = \underbrace{[(\theta)(\Delta P_{DISS}) + \Delta T_{A}]}_{\text{Thermal Effects}} \underbrace{\frac{\Delta V_{REF}}{\Delta T}}_{\text{Thermal Effects}} + \underbrace{\frac{\Delta V_{REF}}{\Delta V_{S}}}_{\text{Supply Voltage Effects}}$$

Where:

θ = Thermal resistance, either junction-to-ambient to junction to case

 ΔP_{DISS} = Change in avg. power dissipation

 ΔT_A = Change in ambient temperature

$$\frac{\Delta V_{REF}}{\Delta T} = \frac{\text{Reference voltage drift}}{(\text{in mV/°C})}$$

$$\frac{\Delta V_{REF}}{\Delta V_{S}} = \text{Line regulation of } V_{REF}$$

Several steps may be taken to minimize the bracketed terms in the equation above. For example, operating the LH0045G with a heat-sink reduces the thermal resistance from $\theta_{\rm JA}=83^{\circ}{\rm C/W}$ to $\theta_{\rm JC}=60^{\circ}{\rm C/W}$. For the LH0045K (TO-3) $\theta_{\rm JA}=40^{\circ}{\rm C/W}$ may be reduced to $\theta_{\rm JC}=25^{\circ}{\rm C/W}$ by using a heat sink. The $\Delta P_{\rm DISS}$ term may be significantly reduced using the power minimization technique described under "Thermal Considerations." For the design example, $\Delta P_{\rm DISS}$ is reduced from 384 mW to 77 mW (R_L = 800 Ω .) Evaluating the LH0045G with a heat-sink and R_L = 800 Ω yields.

$$\Delta V_{REF} = \left(\frac{60^{\circ}C}{W} + 75^{\circ}C\right) \left(\frac{0.2 \text{ mV}}{^{\circ}C}\right) + \frac{0.5 \text{ mV}}{V} (16V)$$

$$\Delta V_{REF} = 24 \text{ mV}$$

The LH0045K (TO-3) under the same operating conditions would exhibit a $\Delta V_{BEF}\cong 23$ mV.

An expression for error in the output current due to ΔV_{REF} is:

$$\frac{\Delta I_{S}}{I_{SPAN}} \quad (\%) = 100 \frac{(K) (R_{OS})(\Delta V_{REF}) - (1-K)(\Delta V_{REF})(R_{F})}{(R_{S})(I_{SPAN})}$$

Where:

 ΔV_{REF} = Total change in V_{REF}

$$K = \frac{R_{B2}}{R_{B1} + R_{B2}}$$

R9 = Current set resistor

I_{SPAN} = Change in output current from 0% to 100%

For example, $\Delta V_{REF}=24$ mV, K = 0.2, R9 = 100Ω , $I_{SPAN}=16$ mA. Hence, a 0.12% worst case error might be expected in output currents due to ΔV_{RFF} effects.

Error Due to Vos Drift

One of the primary causes of error in I_S is caused by V_{OS} drift. Drift may be induced either by self heating of the device or ambient temperature changes. The input offset voltage drift, $\Delta V_{OS}/\Delta T$, is nominally $3.3\mu V/^{\circ}C$ per millivolt of initial offset. An expression for the total temperature dependent drift is:

$$\Delta V_{OS} = [(\theta)(\Delta P_{DISS}) + \Delta T_{A}] \frac{\Delta V_{OS}}{\Delta T}$$

Where:

θ = Thermal resistance either junctionto-ambient or junction-to-case

 ΔP_{DISS} = Change in average power dissipation

ΔT_A = Change in ambient temperature

The bracketed term may be minimized by heat sinking and using the power minimization technique described under "Thermal Considerations." For the LH0045G design example, $\Delta V_{OS}=0.352~mV$ under ambient conditions and 0.263 mV using a heat-sink and $R_L=800\Omega.$ Comparable V_{OS} for the LH0045K would be 0.254 mV.

The error in output current due to $\Delta V_{\mbox{\scriptsize OS}}$ is:

$$\frac{\Delta I_{S}}{I_{SPAN}} (in \%) = 100 \times \frac{\Delta V_{OS}}{V_{IN (FULL SCALE)}}$$
$$= 100 \times \frac{R_{F}}{(R)(R9)(I_{SPAN})}$$

For the design example, ΔV_{OS} = 0.263 mV, V_{IN} (Full Scale) = 100 mV. Hence, 0.26 mV $\dot{\tau}$ 100 mV or 0.26% worst case error could be expected in output current effects.

Errors Due to Changes in R9

The temperature coefficient of R9 (TCR) will produce errors in the output current. Changes in R9 may be caused by self-heating of the device or by ambient temperature changes.

$$\frac{\Delta I_{S}}{I_{SPAN}} \text{ (in \%) = 100 } \frac{\Delta R9}{\Delta T} \text{ (θ P_{DISS} + ΔT_{A})}$$

Where:

 θ = Thermal resistance either from junction-to-ambient or junction-to-case

 ΔP_{DISS} = Change in average power dissipation

 ΔT_A = Change in ambient temperature

$$\frac{\Delta R9}{\Delta T} = TCR \text{ of } R9$$

Using the LH0045G design example, $\Delta R9/\Delta T = 0.03\%/^{\circ}C$, hence a 3.2% worst case error in output current might be expected for operation without a heat sink over the temperature range.

Heat sinking the device and using R_L = 800Ω , reduces $\Delta I_S/I_{SPAN}$ to 2.3%. Comparable error for the LH0045K would also be about 2.3%.

The error analysis indicates that the internal current set resistor, R9 is inadequate to satisfy high accuracy design criterion. In these instances, an external 100Ω resistor should be substituted for R9.

Obviously, the TCR of the resistor should be low. Metal film or wire-wound resistors are the best choice offering TCR's less than 10 ppm/°C versus 50 ppm/°C typical drift for R9.

External Causes of Error

The components external to the LH0045 are also critical in determining errors. Specifically, the composition of resistors $R_{\text{B1}},\,R_{\text{OS}},\,R_{\text{F}},\,R,$ etc. in the design example will influence both drift and long term stability.

In particular, resistors and potentiometers of wire wound construction are recommended. Also, metal-film resistors with low TCR (\leq 10 ppm/°C) may be used for fixed resistor applications.

Error Analysis Summary

The overall errors attributable to the LH0045 may be minimized using heat sinking, and utilization of an external load resistor. Although R_L reduces the compliance of the circuit, its use is generally advisable in precision applications. External components should be selected for low TCR and long-term stability.

The design example errors, using an external 100Ω wire wound resistor for R9 equal:

$$\frac{\Delta I_S}{I_{SPAN}} = \underbrace{0.12\%}_{\Delta V_{BEF}} + \underbrace{0.26\%}_{\Delta V_{OS}} + \underbrace{0.08\%}_{\Delta R9} = 0.46\%$$

definition of terms

Input Offset Voltage, Vos: The voltage which must be applied between the input terminals through equal resistances to obtain 4.0 mA of supply (output) current.

Input Bias Current, IB: The average of the two input currents.

Input Offset Current, I_{OS}: The difference in the current into the two input terminals when the supply (output) current is 4.0 mA.

Input Resistance, R_{IN} : The ratio of the change in input voltage to the change in input current at either input with the other input connected to 1.0 Vdc.

Open Loop Transconductance, gmol: The ratio of the supply (output) current SPAN to the input voltage required to produce that SPAN.

Open Loop Output Resistance, R_{OUT}: The ratio of a specified supply (output) voltage change to the resulting change in supply (output) current at the specified current level.

SOCKETS AND HEAT SINKS

Mounting sockets, test sockets, and heat sinks are available for the G package and K package.

The following or their equivalents are recommended:

Sockets:

G - 12 lead TO-8: Barnes Corp. #MGX-12

Textool #212-100-323

K - 8 lead TO-3: Keystone Elec. (N.Y.) #4626

or #4627

Heat Sinks

G - 12 lead TO-8: Thermalloy #2240A

Wakefield #215-CB

K - 8 lead TO-3: IERC #LAIC 3B4V

Common Mode Rejection Ratio, CMRR: The ratio of the change in input offset voltage to the peak-to-peak input voltage range.

Power Supply Rejection Ratio, PSRR: The ratio of the change in input offset voltage to the change in supply (output) voltage producing it.

Input Voltage Range, V_{IN}: The range of voltages on the input terminals for which the device operates within specifications.

Open Loop Supply Current, I_S : The supply current required with the signal amplifier A_2 biased off (inverting input positive, non-inverting input negative) and no load on the V_{RFF} terminal.

This represents a measure of the minimum low end signal current.

Reference Voltage Line Regulation, $\Delta V_{REF}/\Delta V_S$: The ratio of the change in V_{REF} to the peak-topeak change in supply (output) voltage producing it.

Reference Voltage Load Regulation, $\Delta V_{REF}/\Delta I_{REF}$: The change in V_{REF} for a stipulated change in I_{REF} .

Amplifiers

300 nA Max



LH0061/LH0061C 0.5 Amp Wide Band Operational Amplifier

general description

The LH0061/LH0061C is a wide band, high speed, operational amplifier capable of supplying currents in excess of 0.5 ampere at voltage levels of $\pm 12V$. Output short circuit protection is set by external resistors, and compensation is accomplished with a single external capacitor. With a suitable heat sink the device is rated at 20 Watts.

The wide bandwidth and high output power capabilities of the LH0061/LH0061C make it ideal for such applications as AC servos, deflection yoke drivers, capstan drivers, and audio amplifiers. The


LH0061 is guaranteed over the temperature range -55° C to $+125^{\circ}$ C; whereas, the LH0061C is guaranteed from -25° C to $+85^{\circ}$ C.

features


Low input current

Output current
 Wide large signal bandwidth
 High slew rate
 Low standby power
 240 mW

schematic and connection diagrams



TO-3 Package



Order Numbers:

LH0061K (-55°C to +125°C) LH0061CK (-25°C to +85°C) See Package K08A

absolute maximum ratings

±18V Supply Voltage Power Dissipation See Curve ±10 mA Differential Input Current (Note 2) ±15V Input Voltage (Note 3) **Peak Output Current** Output Short Circuit Duration (Note 4) Continuous Operating Temperature Range LH0061 -55°C to +125°C -25°C to +85°C LH0061C -65°C to +150°C

Storage Temperature Range Lead Temperature (Soldering, 10 sec)

dc electrical characteristics (Note 1)

	CONDITIONS							
PARAMETER		LH0061			LH0061C			UNITS
	: <u></u>	MIN	TYP	MAX	MIN	TYP	MAX	
Input Offset Voltage	$R_S \le 10 \text{ k}\Omega$, $T_C = 25^{\circ}\text{C}$, $V_S = \pm 15\text{V}$ $R_S \le 10 \text{ k}\Omega$, $V_S = \pm 15\text{V}$		1:0	4.0 6.0		3.0	10 15	mV mV
Voltage Drift with Temperature	$R_S \le 10 \ k\Omega$		5			5		μV/°C
Offset Voltage Change with Output Power			5			5		μV/watt
Input Offset Current	T _C = 25°C		30	100 300		50	200 500	nA nA
Offset Current Drift with Temperature	2.5		,			1		nA/°C
Input Bias Current	T _C = 25°C		100	300 1.0		200	500 1.0	nA μA
Input Resistance	T _C = 25 C	0.3	1.0		0.3	1.0		MΩ
Input Capacitance			3			3		pŧ
Common Mode Rejection Ratio	$R_S \le 10 \text{ k}\Omega$, $\Delta V_{CM} = \pm 10 \text{V}$	70	90		60	80		d8
Input Voltage Range	V _S = ±15V	:11			±11			v
Power Supply Rejection Ratio	$R_S \le 10 \text{ k}\Omega$, $\Delta V_S = \pm 10 \text{ V}$	70	80		50	70		dB
Voltage Garn	$V_{S} = \pm 15V$, $V_{O} = \pm 10V$ $R_{L} = 1 \text{ k}\Omega$, $T_{C} = 25 ^{\circ}\text{C}$ $V_{S} = \pm 15V$, $V_{O} = \pm 10V$ $R_{L} = 20\Omega$	50 5	100		25 2.5	50		V/mV V/mV
Output Voltage Swing	V _S = ±15V, R _L = 20Ω	±10	±12		±10	±12		v
Output Short Circuit Current	V _S = ±15V. T _C = 25°C, R _{SC} = 1.0Ω		600			600		mA
Power Supply Current	V _S = ±15V, V _{OUT} = 0		7	10		10	15	mA
Power Consumption	V _S = ±15V, V _{OUT} = 0		210	300		300	450	mW

2A

300°C

ac electrical characteristics $(T_c = 25^{\circ}C, V_s = \pm 15V, C_c = 3000 pF)$

Slew Rate	A _V = +1, R _L = 100\$}	25	70		25	70		V/µs
Power Bandwidth	R _L = 100Ω		1			1		MHz
Small Signal Transient Response	·		30			30		ns
Small Signal Overshoot			5	20		10	30	%
Settling Time (0.1%)	ΔV _{IN} = 10V, A _V = +1		0.8			0.8		μς
Overload Recovery Time			1			1		μs
Harmonic Distortion	f = 1 kHz, P _O = 0.5W	. ,	0.2			0.2		%


Note 1: Specifications apply for $\pm 5 \text{V} \le \text{V}_S \le \pm 18 \text{V}$, $C_C = 3000 \, \text{pF}$, and $-55^{\circ} \text{C} \le \text{T}_C \le +125^{\circ} \text{C}$ for the LH0061K and -25°C ≤ T_C ≤ +85°C for the LH0061CK. Typical values are for T_C = 25°C.


Note 2: The inputs are shunted with back-to-back diodes for overvoltage protection. Excessive current will flow if a differential voltage in excess of 1V is applied between the inputs without limiting resistors.


Note 3: For supply voltages less than ±15V, the absolute maximum input voltage is equal to the supply voltage.

Note 4: Rating applies as long as package power rating is not exceeded.


typical performance characteristics








typical applications







Amplifiers

LH0062/LH0062C High Speed FET Operational Amplifier

general description

The LH0062/LH0062C is a precision, high speed FET input operational amplifier with more than an order of magnitude improvement in slew rate and bandwidth over conventional FET IC op amps. In addition it features very closely matched input characteristics, very high input impedance, and ultra low input currents with no compromise in noise, common mode rejection ratio or open loop gain. The device has internal unity gain frequency compensation, thus assuring stability in all normal applications. This considerably simplifies its application, since no external components are necessary for operation. However, unlike most internally compensated amplifiers, external frequency compensation may be added for optimum performance. For inverting applications, feedforward compensation will boost the slew rate to over 120 $V/\mu s$ and almost double the bandwidth. (See LB-2, LB-14, and LB-17 for discussions of the application of feed-forward techniques). Overcompensation can be used with the amplifier for greater stability when maximum bandwidth is not needed. Further, a single capacitor can be added to reduce the 0.1% settling time to under 1 µs. In addition it is free of latch-up and may be simply offset nulled with negligible effect on offset drift or CMRR.

The LH0062 is designed for applications requiring wide bandwidth, high slew rate and fast settling time while at the same time demanding the high input impedance and low input currents characteristic of FET inputs. Thus it is particularly suited for such applications as video amplifiers, sample/hold circuits, high speed integrators, and buffers for A/D conversion and multiplex system. The LH0062 is specified for the full military temperature range of -55° to $+125^{\circ}$ C while the LH0062C is specified to operate over a -25° C to $+85^{\circ}$ C temperature range.

features

•	High slew rate	70 V/μs
-	Wide bandwidth	15 MHz
•	Settling time (0.1%)	1μs
=	Low input offset voltage	2 mV
•	Low input offset current	1 pA
•	Wide supply range	±5V to ±20V
	Internal 6 dB/octave frequency of	ompensation


= mignier o de, ociare mequancy rempensation

Pin compatible with std IC op amps (TO-5 pkg)

schematic and connection diagrams* | Section | Section | Section | Section | Section | Section | Section | Section | Section | Section | Section | Section | Section | Section | Section | Section | Section | Section | Section | Section | Section | Section | Section | Section | Section | Section | Section | Section | Section | Section | Section | Section | Section | Section | Section | Section | Section | Section | Section | Section | Section | Section | Section | Section | Section | Section | Section | Section | Section | Section | Section | Section | Section | Section | Section | Section | Section | Section | Section | Section | Section | Section | Section | Section | Section | Section | Section | Section | Section | Section | Section | Section | Section | Section | Section | Section | Section | Section | Section | Section | Section | Section | Section | Section | Section | Section | Section | Section | Section | Section | Section | Section | Section | Section | Section | Section | Section | Section | Section | Section | Section | Section | Section | Section | Section | Section | Section | Section | Section | Section | Section | Section | Section | Section | Section | Section | Section | Section | Section | Section | Section | Section | Section | Section | Section | Section | Section | Section | Section | Section | Section | Section | Section | Section | Section | Section | Section | Section | Section | Section | Section | Section | Section | Section | Section | Section | Section | Section | Section | Section | Section | Section | Section | Section | Section | Section | Section | Section | Section | Section | Section | Section | Section | Section | Section | Section | Section | Section | Section | Section | Section | Section | Section | Section | Section | Section | Section | Section | Section | Section | Section | Section | Section | Section | Section | Section | Section | Section | Section | Section | Section | Section | Section | Section | Section | Section | Section | Section | Section | Section | Section

Metal Can Package BALANCE COMPT V OUTPUT NOW INVESTING OUTPUT NOW INVESTING OUTPUT OF VIEW Order Number LH0062H or LH0062CH See Package H08A

Dual-In-Line Package



Order Number LH0062D or LH0062CD See Package D14E

-55°C to +125°C -25°C to +85°C -65°C to +150°C

300°C

absolute maximum ratings

Supply Voltage Power Dissipation (see graph) Input Voltage (Note 1) Differential Input Voltage (Note 2) Short Circuit Duration

±20V 500 mW ±5V ±30V Continuous Operating Temperature LH0062, LH0062C, Storage Temperature Range Lead Temperature (Soldering, 10 sec)

8

12

360

mΑ

mW

de electrical characteristics IN

				LIM	ITS			
PARAMETER	CONDITIONS	LH0062		LH0062C			UNITS	
		MIN	TYP	MAX	MIN	TYP	MAX	1
Input Offset Voltage	$R_S \le 100 \text{ k}\Omega$; $T_A = 25^{\circ}\text{C}$		2	5		10	15	mV
	$R_S \le 100 \text{ k}\Omega$			7		}	20	m∨
Temperature Coefficient of Input Offset Voltage	R _S ≤ 100 kΩ		5	25		10	35	μV/°C
Offset Voltage Drift with Time			4			5		μV/week
Input Offset Current	T _A = 25°C		0.2	2		1	5	pΑ
				2	l		0.2	nA
Temperature Coefficient of Input Offset Current		Dou	bles every	10°C	Dou	ibles every	ı	
Offset Current Drift with Time		1	0.1	i	1	0.1	ł	pA/week
Input Bias Current	T _A = 25°C		5	10		10	65	pΑ
		ŀ		10			2	nA
Temperature Coefficient of Input Bias Current		Dou	bles every	10°C	Doubles every 10°C			
Differential Input Resistance			1012			1012		Ω
Common Mode Input Resistance :	•	1	1012			1012		Ω
Input Capacitance			4			4		pF
Input Voltage Range	V _S = ±15V	±10	±12		±10	±12		V
Common Mode Rejection Ratio	$R_S \le 10 \text{ k}\Omega$, $V_{N} = \pm 10 \text{ V}$	80	90		70	90		d 8
Supply Voltage Rejection Ratio	$R_S \le 10 \text{ k}\Omega$, ±5V $\le V_S \le$ +15V	80	90		70	90		dB
Large Signal Voltage Gain	$R_L = 2 k\Omega$, $V_{OUT} = \pm 10V$, $T_A = 25^{\circ}C$, $V_S = \pm 15V$	50	200		25	160		V/mV
	$R_L = 2 k\Omega, V_{OUT} = 110V, V_S = 115V$	25			25			V/mV
Output Voltage Swing	$R_L = 2 k\Omega, T_A = 25^{\circ}C,$ $V_S = \pm 15V$	±12	±13		±12	±13		v
	$R_L = 2 k\Omega$, $V_S = \pm 15V$	±10			±10			_v
Output Current Swing	V _{OUT} = ±10V, T _A = 25°C	±10	115		±10	±15		mA
Output Resistance			75		1	75		Ω

ac electrical characteristics (T_A = 25°C, V_S = ±15V)

Vs = ±15V

V_S = +15V


	'	LIMITS						
PARAMETER	CONDITIONS	LH0062			LH0062C			UNITS
		MIN	TYP	MAX	MIN	TYP	MAX	1
Slew Rate	Voltage Follower	50	70		50	70		V:µs
Large Signal Bandwidth	Voltage Follower		2	1		2		MHZ
Small Signal Bandwidth			15			15		MHz
Rise Time	·		25			25	}	ns
Overshoot			10			15		%
Settling Time (0.1%)	∆V _{IN} = 10V		1			1	•	μs
Overload Recovery			0.9			0.9		μs
Input Noise Voltage	$R_S = 10 \text{ k}\Omega$, $f_o = 10 \text{ Hz}$		150			150		nV/√Hz
Input Noise Voltage	$R_S = 10 \text{ k}\Omega$, $f_0 = 100 \text{ Hz}$		55			55		nV/√Hz
Input Noise Voltage	R _S = 10 kΩ, f _o = 1 kHz		35			35	ļ	nV/√Hz
Input Noise Voltage	$R_S = 10 \text{ k}\Omega$, $f_0 = 10 \text{ kHz}$		30			30	ŀ	nV/√Hz
Input Noise Voltage	BW = 10 Hz to 10 kHz, R _S = 10 kΩ		12			12		μVrms
Input Noise Current	BW = 10 Hz to 10 kHz		<.1			<.1		pArms

Note 1: For supply voltages less than +15V, the absolute maximum input voltage is equal to the supply voltage


Note 1: For supply voltages less man -15V. The absorute maximum input vortage is equal to the supply voltage by back to back findos. Input currents should be limited to 1 mA. Note 3: Inputs ortensits should be limited to 1 mA. Note 3: Unless otherwise specified, these specifications apply for $^{-5}\text{V} < \text{V}_5 < .20\text{V}$ and $^{-5}\text{C} < \text{T}_4 < .48^{\circ}\text{C}$ for LH0062 and $^{-2}\text{C}^{-2}\text{C} < \text{T}_4 < .48^{\circ}\text{C}$ for LH0062 Typical values are given for T $_{A} : 25$ C. Power supplies should be bypassed with 0.1 $_{A}\text{F}$ ceramic capacitors.

Supply Current

Power Consumption



typical performance characteristics (con't)




[†]Slew and settling time to 0.1% for a 10V step

†Slew rate typically 150V/us

auxiliary circuits (con't)


Isolating Large Capacitive Loads



Overcompensation




Boosting Output Drive to ±100 mA




typical applications*


Fast Voltage Follower



Fast Summing Amplifier




Differential Amplifier




Wide Range AC Voltmeter


High Speed Subtractor




. ..g.. opeca oastractor



Fast Precision Voltage Comparator




Video DC Restoring Amplifier




*Pin numbers shown for TO-5 package

High Speed Positive Peak Detector




typical applications* (con't)


Precision Integrator



*Pin numbers shown for TO-5 package

Precision Wide Range Current to Period Converter





National Semiconductor

Amplifiers

LH740A/LH740AC FET Input Operational Amplifier

general description

The LH740A/LH740AC is a FET input, general purpose operational amplifier with high input impedance, closely matched input characteristics, and good slew rates. Input offset voltage is typically 10.0 mV at 25°C, while input bias current is less than 100 pA at 25°C. Offset current is typically less than 40 pA at 25°C. Other important design features include:


- Internal 6 dB/octave frequency compensation
- Unity gain slew rate in excess of 6 V/μs
- Unity gain bandwidth of 1 MHz
- Input offset is adjustable with a single 10k pot
- Pin compatible with LM741, LM709, LM101A.
- Excellent offset current match over temperature, typically 100 pA

- Output is continuously short-circuit proof
- Excellent open loop gain, typically in excess of 100 dB
- Guaranteed over the full military temperature range

The LH740A/LH740AC is intended to fulfill a wide variety of applications requiring extremely low bias currents such as integrators, sample and hold amplifiers, and general purpose operational amplifier applications.

The LH740A is specified for operation over the -55°C to +125°C military temperature range. The LH740AC is specified for operation over the 0°C to +85°C temperature range.

connection diagram




TOP VIEW


Order Number LH740AH or LH740ACH See Package H08A

typical applications


Integrator



Transient Response



Offset Null



Supply Voltage		±22V
Maximum Power Dissipation		500 mW
Differential Input Voltage		±5V
Input Voltage		±15V
Short Circuit Duration		Continuous
Operating Temperature Range	LH740A	-55°C to +125°C
_	LH740AC	0°C to +85°C
Storage Temperature Range		-65°C to +150°C
Lead Temperature (soldering, 10)	ser l	300°C


electrical characteristics (Note 1) ($V_S = \pm 15V$, $T_A = 25^{\circ}C$ unless otherwise noted)


	j		LH740A		ļ	LH740AC		J
PARAMETER	CONDITIONS	MIN	TYP	MAX	MIN	TYP	MAX	UNITS
Input Offset Voltage	$R_S \leq 100 \text{ k}\Omega$	I -	10	15		10	20	mV
Input Offset Current	$T_J = 25^{\circ}C \text{ (Note 2)}$		40	100		60	150	DA
Input Current (either input)	T _J = 25°C (Note 2)		100	200	İ	100	500	DA
Input Resistance	T _J = 25°C (Note 2)	İ	1.000,000	1		1,000,000	1	мΩ
Large Signal Voltage Gain	$R_L \ge 2 k\Omega$, $V_{OUT} = \pm 10V$	50,000	100,000	1	50,000	100,000	ŀ	V/V
Output Resistance	1		75			75	1	Ω
Output Short-Circuit Current			20			20		mA.
Common Mode Rejection Ratio	:	80		1	80			dB
Supply Voltage Rejection Ratio		80		1	80			dB
Supply Current			3.0	4.0		30	4.0	mA.
Slew Rate			6.0		1	6.0	1	V/μs
Unity Gain Bandwidth		1	10	J	j	1.0		MHz
Transient Response (Unity Gain)	$C_{L} \le 100 \text{ pF}, R_{L} = 2 \text{ k}\Omega, V_{IN} = 100 \text{ mV}$					1.0		[
Risetime			110			300		ns
Overshoot		- 1	10	20		10	1	*
(These specifications apply f	or $-55^{\circ}\text{C} \le \text{T}_{\text{A}} \le 125^{\circ}\text{C}$ for the LH740/	A and 0°C≤	$T_A \le 85^{2}$	C for the	ne LH740.	AC unless	otherw	ise noted.)
Input Voltage Range		±12	-	i	±12			l v
Common Mode Rejection Ratio		80			80			dB
Supply Voltage Rejection Ratio		80			80			dB
Large Signal Voltage Gain		40,000			40,000		i	V/V
Output Voltage Swing	$R_L \ge 10 \text{ k}\Omega$	±12	±14		±12	±14		V
	R _L ≥ 2 k52	±10	±13		±10	±13		į į
Input Offset Voltage			15	20		30	i	m∨
Input Offset Current			100	500		60	500	ρA
Input Current (either input)		1	2.5	4.0		1.1	5.0	nA
Offset Voltage Drift	R _S ≤ 100K	1	5.0			5.0		μV/°C

Note 1: For supply voltages less than ±10V, the absolute maximum input voltage is equal to the supply voltage.

Note 2: Due to high speed automatic testing, these parameters are correlated to junction temperature.

typical performance characteristics





National Semiconductor LH2101A/LH2201A/LH2301A Dual High Performance Op Amp

general description

The LH2101A series of dual operational amplifiers are two LM101A type op amps in a single hermetic package. Featuring all the same performance characteristics of the single, these duals offer in addition closer thermal tracking, lower weight, reduced insertion cost, and smaller size than two singles. For additional information, see the LM101A data sheet and National's Linear Application Handbook.

The LH2101A is specified for operation over the -55°C to +125°C military temperature range. The LH2201A is specified for operation over the


 -25° C to +85°C temperature range. The LH2301A is specified for operation over the 0°C to +70°C temperature range.

Amplifiers

features

- Low offset voltage
- Low offset current
- Guaranteed drift characteristics
- Offsets guaranteed over entire common mode and supply voltage ranges
- Slew rate of 10V/μs as a summing amplifier


connection diagram




Order Number LH2101AD or LH2201AD or LH2301AD See Package D16C

auxiliary circuits


Inverting Amplifier with Balancing Circuit



Two Pole Compensation





Alternate Balancing Circuit



Single Pole Compensation

Feedforward Compensation





Power Dissipation (Note 1) 500 mW Differential Input Voltage · 30V Input Voltage (Note 2) +15V Output Short Circuit Duration Continuous

Operating Temperature Range LH2101A LH2201A LH2301A

Storage Temperature Range

Lead Temperature (Soldering, 10 sec)

-55 C to 125 C -25 C to 85 C 0 C to 70 C -65 C to 150 C 300 C

electrical characteristics each side (Note 3)

PARAMETER	CONDITIONS		LIMITS		
	CONDITIONS	LH2101A	LH2201A	LH2301A	UNITS
Input Offset Voltage	T _A = 25°C, R _S < 50 kΩ	2.0	20	7.5	mV Max
Input Offset Current	T _A 25 C	10	10	50	nA Max
Input Bias Current	₹ _A : 25 C	75	75	250	nA Max
Input Resistance	T _A - 25 C	1.5	1.5	0.5	MΩ Min
Supply Current	TA - 25 C, V _S - +20V	3.0	3 3	3.0	mA Max
Large Signal Voltage Gain	$T_A = 25 \text{ C, V}_S = 15 \text{V}$ $V_{OUT} = 10 \text{V, R}_C \ge 2 \text{ k}\Omega$	50	50	25	V/mV Min
Input Offset Voltage	R ₅ < 50 kΩ	3.0	3.0	10	mV Max
Average Temperature Coefficient of Input Offset Voltage		15	15	30	μV/ C Max
Input Offset Current		20	20	70	nA Max
Average Temperature Coefficient of Input Offset Current	25 C < T _A < 125 C -55 C < T _A < 25 C	0.1 0.2	0.1 0.2	0.3	nA/°C Max
Input Bias Current		100	100	300	nA Max
Supply Current	T _A = +125°C, V _S = +20V	2 5	2,5		mA Max
Large Signal Voltage Gain	V _S 1: 15V, V _{OUT} 1:10V R _L > 2 kΩ	25	. 25	15	V/mV Min
Output Voltage Swing	$V_S \approx \pm 15 V_c R_L = 10 \text{ k}\Omega$ $R_L \approx 2 \text{ k}\Omega$	+ 12 + 10	+ 12 + 10	±12 ±10	V Min V Min
nput Voltage Range	V _s · •20V	+ 15	± 15	+12	V Min
Common Mode Rejection Ratio	R _S ≤ 50 kΩ	80	80	70	dB Min
Supply Voltage Rejection Ratio	R _S < 50 kΩ	80	80	70	dB Min

Note 1: The maximum junction temperature of the LH2101A is 150°C, while that of the LH2201A is 100°C. For operating temperatures of devices in the flat package, the derating is based on a thermal resistance of 185°C/W when mounted on a 1/16-inch-thick epoxy glass board with 0.03-inch-wide, 2-ounce copper conductors. The thermal resistance of the dual-in-line package is 100°C/W, junction to ambient.

Note 2: For supply voltages lens than ±15V, the absolute maximum input voltage is equal to the supply voltage.

Note 3: These specifications apply for 5V × V₅ \(\times\) 20V and -5FC \(\times\) T_A \(\times\) 15°C, unless otherwise specified. With the LH2201A, however, all temperature specifications are limited to -25°C \(\times\) T_A \(\times\) 85°C. For the LH2301A these specifications apply for 0°C \(\times\) T_A \(\times\) 15V. Supply current and input voltage range are specified as V_S \(\times\) 15V for the LH2301A. C₁ \(\times\) 30 pF unless



Amplifiers

LH2108/LH2208/LH2308, LH2108A/LH2208A/LH2308A Dual Super Beta Op Amp

general description

The LH2108A/LH2208A/LH2308A and LH2108/LH2208/LH2308 series of dual operational amplifiers are two LM108A or LM108 type op amps in a single hermetic package. Featuring all the same performance characteristics of the single device, these duals also offer closer thermal tracking, lower weight, reduced insertion cost, and smaller size than two single devices. For additional information see the LM108A or LM108 data sheet and National's Linear Application Handbook.


The LH2108A/LH2108 is specified for operation over the -55° C to $+125^{\circ}$ C military temperature range. The LH2208A/LH2208 is specified for operation over the -25° C to $+85^{\circ}$ C temperature

range. The LH2308A/LH2308 is specified for operation over the 0°C to $+70^{\circ}\text{C}$ temperature range.

features

•	Low offset current		50 pA
•	Low offset voltage		0.7 mV
-	Low offset voltage	LH2108A LH2108	0.3 mV 0.7 mV
•	Wide input voltage rang	ge	±15V
•	Wide operating supply	range	±3V to ±20V

connection diagram




Order Number LH2108AD, LH2208AD, LH2308AD, LH2108D, LH2208D, or LH2308D See Package D16C


See Package D

auxiliary circuits


Standard Compensation Circuit



Alternate * Frequency Compensation



Feedforward Compensation



Supply Voitage
Power Dissipation (Note 1)
Differential Input Current (Note 2)
Input Voitage (Note 3)
Output Short Circuit Duration

±20V 500 mW ±10 mA ±15V Continuous Operating Temperature Range LH2108A/LH2108 LH2208A/LH2208 LH2308A/LH2308 Storage Temperature Range

-55°C to +125°C -25°C to +85°C 0°C to +70°C -65°C to +150°C 300°C

electrical characteristics each side (Note 4)

PARAMETER	CONDITIONS	L	LIMITS		
	00.001110143	LH2108	LH2208	LH2308	UNITS
Input Offset Voltage	T _A = 25°C	2.0	2.0	7.5	mV Max
Input Offset Current	T _A = 25°C	0.2	0.2	1.0	nA Max
Input Bias Current	T _A = 25°C	2.0	2.0	7.0	nA Max
Input Resistance	T _A = 25°C	30	30	10	MΩ Min
Supply Current	T _A = 25°C	0.6	0.6	0.8	mA Max
Large Signal Voltage Gain	$T_A = 25^{\circ} C V_S = \pm 15 V$ $V_{OUT} = \pm 10 V, R_L \ge 10 kΩ$	50	50	25	V/mV Min
Input Offset Voltage		3.0	3.0	10	mV Max
Average Temperature Coefficient of Input Offset Voltage		15	15	30	μV/°C Max
Input Offset Current		0.4	0.4	1.5	-4.44
Average Temperature Coefficient of Input Offset Current		2.5	2.5	1.5	nA Max pA/°C Max
Input Bias Current	(3.0	3.0	10	
Supply Current	T _A = +125°C	0.4	0.4	10	nA Max
Large Signal Voltage Gain	$V_S = \pm 15V, V_{OUT} = \pm 10V$ $R_L \ge 10 \text{ k}\Omega$	25	25	15	mA Max V/mV Min
Output Voltage Swing	V _S = ±15V, R ₁ = 10 kΩ	±13	±13	±13	14.44
Input Voltage Range	V _S = +15V	±13.5	±13.5	±13 +14	V Min
Common Mode Rejection Ratio	-	85	85		V Min
Supply Voltage Rejection Ratio		80	80	80	dB Min

electrical characteristics each side (Note 4)

PARAMETER	CONDITIONS		LIMITS		
	CONDITIONS	LH2108A	LH2208A	LH2308A	UNITS
Input Offset Voltage	TA = 25°C	0.5	0.5	0.5	mV Max
Input Offset Current	T _A = 25 C	0.2	0.2	1.0	nA Max
Input Bias Current	T _A = 25°C	2.0	2.0	7.0	nA Max
Input Resistance	T _A = 25°C	30	30	10	ΜΩ Μιο
Supply Current	T _A = 25 C	0.6	0.6	0.8	mA Max
Large Signal Voltage Gain	$T_A = 25 \text{ C V}_S = +15V$ $V_{OUT} = \pm 10V, R_L > 10 \text{ k}\Omega$	80	80	80	V/mV Min
Input Offset Voltage		1.0	1.0	0.73	mV Max
Average Temperature Coefficient of Input Offset Voltage		5	5	5	μV/°C Max
Input Offset Current		0.4	0.4	1.5	nA Max
Average Temperature Coefficient of Input Offset Current		2.5	2.5	10	pA/°C Max
Input Bias Current		3.0	3.0	10	nA Max
Supply Current	T _A = +125°C	0.4	0.4		
Large Signal Voltage Gain	$V_S = \pm 15V$, $V_{OUT} = +10V$ $R_L > 10 \text{ k}\Omega$	40	40	60	mA Max V/mV Min
Output Voltage Swing	V _S = ±15V, R ₁ = 10 kΩ	+13	±13	₇ 13	V Min
Input Voltage Range	V _S = ±15V	13.5	±13.5	±14	
Common Mode Rejection Ratio	,	96	96		V Min
Supply Voltage Rejection Ratio		96	96 96	96 96	dB Min dB Min

Note 1: The maximum junction temperature of the LH2108A/LH2108 is 150°C, while that of the LH2208A/LH2208 is 100°C and that of the LH2308A/LH2308 is 85°C. For operating devices in the flat package at elevated temperatures, the derating is based on a thermal resistance of dual-in-line package is 100°C/W, junction to ambient.

Note 2: The inputs are shunted with back-to-back diodes for overvoltage protection. Therefore, excessive current will flow if a differential input voltage in excess of 1V is applied between the inputs unless some limiting resistance is used.

Note 3: For supply voltages less than $\pm 15 \, \text{V}$, the absolute maximum input voltage is equal to the supply voltage.

Note 4: These specifications apply for $\pm 5\text{V} \leqslant \text{V}_S \leqslant \pm 20\text{V}$ and $-55^{\circ}\text{C} \leqslant \text{T}_A \leqslant 125^{\circ}\text{C}$, unless otherwise specified. With the LH2208A/LH2208, 0°C \leqslant T_A \leqslant 85°C and with the LH2308A/LH2308 for $\pm 5\text{V} \leqslant \text{V}_S \leqslant 15\text{V}$ and 0°C \leqslant T_A \leqslant 70°C.



Amplifiers

LH24250/LH24250C Dual Programmable Micropower Op Amp


general description

The LH24250/LH24250C series of dual programmable micropower operational amplifiers are two LM4250 type op amps in a single hermetic package. Featuring all the same performance characteristics of the LM4250, the LH24250/LH24250C duals also offer closer thermal tracking, lower weight, reduced insertion cost and smaller size than two single devices. For additional information, see the LM4250 data sheet and National's Linear Application Handbook.

features


- ±1V to ±18V power supply operation
- Standby power consumption as low as 20 μW
- Offset current programmable from less than 0.5 nA to 30 nA
- Programmable slew rate
- May be shut-down using standard open collector TTL
- Internally compensated and short circuit proof

connection diagram and auxiliary circuit



Order Number LH24250D or LH24250CD See Package D16C


Offset Null Circuit



typical quiescent current setting resistor

(Pin 8 to V-)

Vs	10 μΑ	30 µA	100 µA	300 μA
±1.5	1.5 MΩ	470 kΩ	150 kΩ	
±3	3.3 MΩ	1.1 MΩ	330 kΩ	100 kΩ (
±6	7.5 MΩ	2.7 MΩ	750 kΩ	220 kΩ
±9	13 MΩ	4 ΜΩ	1,3 MΩ	350 kΩ
±12	18 MΩ	5.6 MΩ	1.5 M Ω	510 kΩ
±15	22 MΩ	7.5 M Ω	2.2 MΩ	620 kΩ



Supply Voltage
Power Dissipation (Note 1)
Differential Input Voltage (Note 2)
Input Voltage (Note 3)
Output Short Circuit Duration

18V 500 mW 15V 15V Continuous Operating Temperature Range LH24250 LH24250C Storage Temperature Range

Storage Temperature Range Lead Temperature (Soldering, 10 sec) -55 C to +125 C 0 C to +70°C -65 C to +150 C 300 C

electrical characteristics - each side (Note 4)

PARAMETER	CONDITIONS	LIN	LIMITS		
	33,017,043	LH24250	LH24250C	UNITS	
Input Offset Voltage	T_A 25 C, R_S < 100 k Ω	3.0	6.0	mV Max	
Input Offset Current	T _A 25 C	5	10	nA Max	
Input Bias Current	T _A = 25 C	15	30	nA Max	
Input Resistance	T _A - 25 C	. 3	3	MΩ Min	
Power Consumption	$T_A = 25 \text{ C}, V_{\Omega} = 0, R_{SET} = 2.7 \text{ M}\Omega$	480	600	μW Max	
Large Signal Voltage Gain	T_A = 25 C, R _L $>$ 10 k Ω	100	75	V/mV Min	
Input Offset Voltage	$R_{ m S} \geq$ 10 k Ω	4.0	7.5	mV Max	
Input Offset Current		5	15	nA Max	
Input Bias Current		15	50	nA Max	
Large Signal Voltage Gain	$R_{\rm L} > 10~{\rm k}\Omega$	50	50	V mV Min	
Output Voltage Swing	$R_{\rm t} \geq 10~{\rm k}\Omega, V_{\rm S} \simeq 15V$	10	• 10	V Min	
Input Voltage Range	T _A = 25°C, V _S = +15V	.12	+12	V Min	
Common Mode Rejection Ratio	T _A = 25 C, R _S < 10 kΩ	70	70	dB Min	
Supply Voltage Rejection Ratio	$T_A = 25 \text{ C}, R_S < 10 \text{ k}\Omega$	76	76	dB Min	

Note 1: Derate linearly 2 mW/ C case temperature above 25 C.

Note 2: This rating applies to maximum voltage differential between input terminals. The maximum input voltage on either input terminal is limited to ${}^{+}\text{V}_{S}$ up to ${}^{+}\text{ISV}$.

Note 3: This rating limited to \pm supply voltage to a maximum of $\pm 15 V$.

Note 4: These specifications apply for $V_S = +6V$, $I_Q = 30 \mu A$, and $\sim 55 ^{\circ} C < T_A < +125 ^{\circ} C$ unless otherwise specified. With the LH24250C, however, all temperature specifications are limited to $0 ^{\circ} C < T_A < 70 ^{\circ} C$.



Section 2

Buffers

2

Section 2. Buffer Amplifiers

	Voltage				Part N		
Features	Gain (min)	Output Current	Siew Rate	Input Impedance	−55°C to 125°C	−25°C to 85°C	Page Number
Bipolar Input, medium speed	0.95	± 100 m A	200 V/μs	180 ΚΩ	LH0002H	LH0002CH	2-4
FET Input, high speed	0.97	± 100 mA	1000 V/µs	10 ¹⁰ Ω	LH0033G	LH0002CN LH0033CG	2-4 2-7
FET Input, very high speed	0.95	±250 mA	2000 V/μs	10 ¹⁰ Ω	LH0063K	LH0033CJ LH0063CK	2-7 2-7

National Semiconductor

Buffers

LH0002/LH0002C Current Amplifier

general description

The LH0002/LH0002C is a general purpose thick film hybrid current amplifier that is built on a single substrate. The circuit features:

High Input Impedance

400 ks

■ Low Output Impedance

 6Ω

- High Power Efficiency
- Low Harmonic Distortion
- DC to 30 MHz Bandwidth
- Output Voltage Swing that Approaches Supply Voltage
- 400 mA Pulsed Output Current
- Slew rate is typically 200V/μs
- Operation from ±5V to ±20V

These features make it ideal to integrate with an operational amplifier inside a closed loop configuration to increase current output. The symmetrical

output portion of the circuit also provides a low output impedance for both the positive and negative slopes of output pulses.


The LH0002 is available in an 8-lead low-profile TO-5 header; the LH0002C is also available in an 8-lead TO-5, and a 10-pin molded dual-in-line package.

The LH0002 is specified for operation over the -55°C to +125°C military temperature range. The LH0002C is specified for operation over the 0°C to +85°C temperature range.


applications

- Line driver
- 30 MHz buffer
- High speed D/A conversion
- Instrumentation buffer
- Precision current source

schematic and connection diagrams



Pin numbers in parentheses denote pin connections for dual-in-line package.



Order Number LH0002CN See Package N10B


Metal Can Package




Order Number LH0002H or LH0002CH See Package H08A

typical applications

High Current Operational Amplifier



Line Driver



*Previously called NH0002/NH0002C

Supply Voltage Power Dissipation Ambient Input Voltage (Equal to Power Supply Voltage) Storage Temperature Range **Operating Temperature Range** LH0002

±22V 600 mW

-65°C to +150°C -55°C to +125°C LH0002C 0°C to +85°C ±100 mA ±400 mA


Steady State Output Current Pulsed Output Current (50 ms On/1 sec Off)


electrical characteristics (Note 1)


PARAMETERS	CONDITIONS	MIN	TYP	MAX	UNITS
Voltage Gain	$R_S = 10 \text{ k}\Omega, R_L = 1.0 \text{ k}\Omega$.95	.97	1	1
	V _{IN} = 3.0 V _{PP} , f = 1.0 kHz				
	T _A = -55°C to 125°C				
AC Current Gain	V _{IN} = 1.0 V _{rms}		40		A/mA
	f = 1.0 kHz				
Input Impedance	$R_S = 200 \text{ k}\Omega$, $V_{IN} = 1.0 \text{ V}_{rms}$,	180	400	_	kΩ
	$f = 1.0 \text{ kHz}, R_L = 1.0 \text{ k}\Omega$				K32
Output Impedance	V _{IN} = 1.0 V _{rms} , f = 1.0 kHz	_	6	10	Ω
	$R_L = 50\Omega$, $R_S = 10 \text{ k}\Omega$				
Output Voltage Swing	$R_L = 1.0 \text{ k}\Omega, f = 1.0 \text{ kHz}$	±10	±11	_	\ v
Output Voltage Swing	$V_S = \pm 15 V, V_{IN} = \pm 10 V, R_S \le 50 \Omega$	±9.5V			
	$R_L = 100\Omega$, $T_A = 25^{\circ}C$			-	
DC Output Offset Voltage	$R_S = 300\Omega$, $R_L = 1.0 k\Omega$	_	±10	±30	mV
	T _A = -55°C to 125°C	·	0	250	""
DC Input Offset Current	$R_S = 10 \text{ k}\Omega, R_L = 1.0 \text{ k}\Omega$	_	±6.0	±10	
	T _A = -55°C to 125°C		-0.0	210	μΑ
Harmonic Distortion	V _{IN} = 5.0 V _{rms} , f = 1.0 kHz	~	0.1	i	· %
Rise Time	R _L = 1k	İ			70
rise Time	$R_L \approx 50\Omega$, $\Delta V_{IN} = 100 \text{mV}$	1	7	12	ns
Positive Supply Current	$R_S = 10 k\Omega$, $R_L = 1 k\Omega$	_	+6.0	+10.0	mA
Negative Supply Current	$R_S = 10 k\Omega$, $R_L = 1 k\Omega$		1		IIIA
		- 1	-6.0	-10.0	mA


Note 1: Specification applies for T_A = 25°C with +12V on Pins 1 and 2; -12V on Pins 6 and 7 for the metal can package and +12V on Pins 1 and 2; -12V on Pins 4 and 5 for the dual-in-line package unless otherwise specified. The parameter guarantees for LH0002C apply over the temperature range of 0°C to +85°C, while parameters for the LH0002 are guaranteed over the temperature range -55°C to 125°C.


typical performance

















LH0033/LH0033C, LH0063/LH0063C Fast and Damn Fast Buffer Amplifiers

general description

The LH0033/LH0033C and LH0063/LH0063C are high speed, FET input, voltage follower/buffers designed to provide high current drive at frequencies from DC to over 100 MHz. The LH0033/ LH0033C will provide ±10 mA into 1 k Ω loads (±100 mA peak) at slew rates of 1500V/ μ s. The LH0063/LH0063C will provide ±250 mA into 50Ω loads (±500 mA peak) at slew rates of up to $6000V/\mu s$. In addition, both exhibit excellent phase linearity up to 20 MHz.

Both are intended to fulfill a wide range of buffer applications such as high speed line drivers, video impedance transformation, nuclear instrumentation amplifiers, op amp isolation buffer for driving reactive loads and high impedance input buffers for high speed A to D's and comparators. In addition, the LH0063/LH0063C can continuously drive 50Ω coaxial cables or be used as a diddle yoke driver for high resolution CRT displays. For additional applications information, see AN-48.

advantages

- Only +10V supply needed for 5 V_{P-P} video out
- Speed does not degrade system performance
- Wide data rate range for phase encoded systems

- Output drivé adequate for most loads
- Single pre-calibrated package

features

- Damn fast (LH0063).
- 6000V/us
- Wide range single or dual supply operation
- Wide power bandwidth
- DC to 100 MHz
- High output drive
- $\pm 10 \text{V}$ with 50Ω load
- Low phase non-linearity Fast rise times
- 2 degrees


- 2 ns
- High current gain

- 120 dB
- High input resistance
- $10^{10} \Omega$

These devices are constructed using specially selected junction FET's and active laser trimming to achieve guaranteed performance specifications. The LH0033 and LH0063 are specified for operation from -55° C to $+125^{\circ}$ C; whereas, the LH0033C and LH0063C are specified from -25°C to +85°C. The LH0033/LH0033C is available in a 1.5W metal TO-8 package and a special $1/2 \times 1$ inch 8 pin ceramic dual-in-line package while the LH0063/ LH0063C is available in a 5W 8-pin TO-3 package.


connection diagrams

Metal Can Package




Order Number LH0033G or LH0033CG See Package H12B

Dual-In-Line Package



Order Number LH0033J or LH0033CJ See Package HY08A

Metal Can Package



CASE IS ELECTRICALLY
ISOLATED

Order Number LH0063K or LH0063CK See Package K08A

LH0033/LH0033C

 Supply Voltage (V[†] – V⁻)
 40V

 Maximum Power Dissipation (See Curves)
 5W

 LH0063/LH0063C
 5W

 LH0033/LH0033C
 1.5W

 Maximum Junction Temperature
 175°C

 Input Voltage
 Equal to Supplies

 Continuous Output Current
 LH0063/LH0063C
 ±250 mA

LH0033/LH0033C
Operating Temperature Range
LH0033 and LH0063
LH0033C and LH0063C
Storage Temperature Range
Lead Temperature (Soldering, 10 sec)

LH0063/LH0063C

Peak Output Current

±500 mA ±250 mA ... -55°C to +125°C -25°C to +85°C -65°C to +150°C 300°C

dc electrical characteristics LH0033/LH0033C: (Note 1)

±100 mA

		LIMITS							
DADAMETER	CONDITIONS	LH0033			LH0033C			UNITS	
	·	MIN	TYP	MAX	MIN	TYP	MAX		
Output Offset Voltage	$R_S = 100 \text{ k}\Omega$, $T_C = 25^{\circ}\text{C}$ $R_S = 100 \text{ k}\Omega$		5	10 15		12	20 25	mV mV	
Average Temperature Coefficient of Offset Voltage	R _S = 100 kΩ, 55°C \leq T _C \leq 125°C		50		,	50		μV/°C	
-	T _C = 25°C		.05	.1 10	-	.05	.15 5	nA nA	
Voltage Gain	$V_{IN} = 1 \text{Vrms}, f = 1 \text{ kHz},$ $R_L = 1 \text{ k}\Omega, R_S = 100 \text{ k}\Omega$.97	.98	1	.96	.98	1	V/V	
Input Impedance	R _L = 1 kΩ	10 ¹⁰	. 10 ¹¹		10 ¹⁰	1011		Ω	
Output Impedance	V_{IN} = 1Vrms, f = 1 kHz, R_S = 100 k Ω , R_L = 1 k Ω		6,	10		6	10	Ω	
Output Voltage Swing	$R_L = 1 \text{ k}\Omega$, $R_L = 100\Omega$, $T_C = 25^{\circ}\text{C}$ $V_S = \pm 5V$, $R_L = 1 \text{ k}\Omega$	±12 ±9	±13 6		±12 ±9	±13		V V Vp.p	
Supply Current	$V_{1N} = 0V, V_{S} = \pm 15V$ $V_{S} = \pm 5V$		20 18	22		21 18	24	mA mA	
Power Consumption	$V_{1N} = 0V, V_{S} = \pm 15V$ $V_{S} = \pm 5V$		600 180	660		630 180	720	mW mW	

ac electrical characteristics

LH0033/LH0033C (T_C = 25°C, V_S = ±15V, R_S = 50 Ω , R_L = 1 k Ω)

		LIMITS						
PARAMETER	CONDITIONS	CONDITIONS		LH0033				UNITS
		MIN	TYP	MAX	MIN	TYP	MAX	
Slew Rate	V _{IN} = ±10V	1000	1500		1000	1400		V/µs
Bandwidth	V _{IN} = 1Vrms		100		ļ	100		MHz
Phase Non-Linearity	BW = 1 to 20 MHz		2			2	}	degrees
Rise Time	$\Delta V_{IN} \approx 0.5V$		2.9	ĺ		3.2	İ	ns
Propagation Delay	ΔV _{IN} = 0.5V		1.2	}	} .	1.5	1	ns
Harmonic Distortion	f>1kHz	*	<0.1		<u> </u>	<0.1		<u>%</u>

Note 1: Unless otherwise specified, these specifications apply for +15V applied to pins 1 and 12, -15V applied to pins 9 and 10, and pin 6 shorted to pin 7 for the LH0033/LH0033C. For the LH0063/LH0063C, specifications apply for +15V applied to pins 1 and 2, -15V applied to pins 7 and 8, and pin 5 shorted to pin 6. Unless otherwise noted, specifications apply over a temperature range of -55° C $\leq T_C \leq +125^\circ$ C for the LH0033 and LH0063; and -25° C $\leq T_C \leq +85^\circ$ C for the LH0033C and LH0063C. Typical values shown are for $T_C = 25^\circ$ C.

dc electrical characteristics LH0063/LH0063C (Note 1)


PARAMETER	CONDITIONS	ONDITIONS LH0063				LH0063C			
		MIN	TYP	MAX	MIN	TYP	MAX]	
Output Offset Voltage	$R_S \le 100 \text{ k}\Omega$, $T_C = 25^{\circ}\text{C}$ $R_S \le 100 \text{ k}\Omega$		10	25 100		10	50 100	mV mV	
Average Temperature Coefficient of Output Offset Voltage	, $R_{S} \leq 100 \ k\Omega$		300			300		μV/°C	
Input Bias Current	T _J = 25°C		.1	-5 10		.1	-5 5	nA nA	
Voltage Gain	$V_{1N} = \pm 10V$, $R_S \le 100 \text{ k}\Omega$, $R_L = 1 \text{ k}\Omega$.94	.96	1	.94	.96	1	V/V	
Voltage Gain .	$V_{1N} = \pm 10V$, $R_S \le 100 \text{ k}\Omega$, $R_L = 50\Omega$, $T_C = 25^{\circ}\text{C}$.92	.93	.98	.91	.93	.98	V/V	
Input Resistance		10 ¹⁰	1011		10 ¹⁰	10 ¹¹		Ω	
Input Capacitance	Case Shorted to Output		8			8		ρF	
Output Impedance	$V_{OUT} = \pm 10V, R_S = 100 k\Omega$ $R_1 = 50 \Omega$		1	4		1	4	Ω	
Output Current Swing	$V_{IN} = \pm 10V, R_S \le 100 \text{ k}\Omega$.2	.25		.2	.25		Amps	
Output Voltage Swing	R _L = 50Ω	±10	±13		±10	±13		V	
Output Voltage Swing	$V_S = \pm 5V$, $R_L = 50\Omega$, $T_C = 25^{\circ}C$	5	7		5	7		V _{P-P}	
Supply Current	T _C = 25°C, R _L = ∞, V _S = ±15V		35	65		35	65	mA	
Supply Current	V _S = ±5V		50			50		mA	
Power Consumption	T _C ≈ 25°C, R _L = ∞, V _S = ±15V		1.05	1.95		1.05	1.95	w	
Power Consumption	V _S = ±5V		500			500		mW	

ac electrical characteristics


LH0063/LH0063C: ($T_C = 25^{\circ}C$, $V_S = \pm 15V$, $R_S = 50\Omega$, $R_L = 50\Omega$)


PARAMETER CO		LIMITS						
	CONDITIONS		LH0063			LH0063C		UNITS
		MIN	TYP	MAX	MIN	TYP	MAX	
Slew Rate	$R_L = 1 k\Omega$, $V_{1N} = \pm 10V$		6000			6000		V/µs
Slew Rate	$R_L = 50\Omega$, $V_{IN} = \pm 10V$ $T_C = 25^{\circ}C$	2000	2400		2000	2400		V/µs
Bandwidth	V _{IN} = 1 Vrms		200			200		MHz
Phase Non-Linearity	BW = 1 to 20 MHz	-	2			2		degrees
Rise Time	$\Delta V_{IN} = .5V$		1.6			1.9		ns
Propagation Delay	$\Delta V_{(N)} = .5V$	1	1.9			2.1		ns
Harmonic Distortion		1	<0.1			<0.1		%


Note 1: Unless otherwise specified, these specifications apply for +15V applied to pins 1 and 12, -15V applied to pins 9 and 10, and pin 6 shorted to pin 7 for the LH0033/LH0033C. For the LH0063/LH0063C, specifications apply for +15V applied to pins 1 and 2, -15V applied to pins 7 and 8, and pin 5 shorted to pin 6. Unless otherwise noted, specifications apply over a temperature range of -55°C \le T_C \le +125°C for the LH0033 and LH0063; and -25°C \le T_C \le +85°C for the LH0033C and LH0063C. Typical values shown are for T_C \ge 25°C.




typical performance characteristics (con't)









application hints

Recommended Layout Precautions: RF/video printed circuit board layout rules should be followed when using the LH0033 and LH0063 since they will provide power gain to frequencies over 100 MHz. Ground planes are recommended and power supplies should be decoupled at each device with low inductance capacitors. In addition, ground plane shielding may be extended to the metal case of the device since it is electrically isolated from internal circuitry. Alternatively the case should be connected to the output to minimize input capacitance.

Offset Voltage Adjustment: Both the LH0033's and LH0063's offset voltages have been actively trimmed by laser to meet guaranteed specifications when the offset preset pin is shorted to the offset adjust pin. This pre-calibration allows the devices to be used in most DC or AC applications without individually offset nulling each device. If offset null is desirable, it is simply obtained by leaving the offset preset pin open and connecting a trim pot of 100Ω for the LH0033 or $1\,\mathrm{k}\Omega$ for the LH0063 between the offset adjust pin and V as illustrated in Figures 1 and 2.




FIGURE 1. Offset Zero Adjust for LH0033 (Pin nos. shown for TO-8)




FIGURE 2. Offset Zero Adjust for LH0063

application hints (con't)

Operation from Single or Asymmetrical Power Supplies: Both device types may be readily used in applications where symmetrical supplies are unavailable or not desirable. A typical application might be an interface to a MOS shift register where V⁺ = +5V and V⁻ = -12V. In this case, an apparent output offset occurs due to the device's voltage gain of less than unity. This additional output offset error may be predicted by:

$$\Delta V_{O} \approx (1 - A_{V}) \frac{(V^{+} - V^{-})}{2} = .005 (V^{+} - V^{-})$$

where:

Av = No load voltage gain, typically .99

V⁺ ≈ Positive supply voltage

V = Negative supply voltage

For the above example, ΔV_O would be ~35 mV. This may be adjusted to zero as described in Section 2. For AC coupled applications, no additional offset occurs if the DC input is properly biased as illustrated in the "typical applications" section.

Short Circuit Protection: In order to optimize transient response and output swing, output current limit has been omitted from the LH0033 and LH0063. Short circuit protection may be added by inserting appropriate value resistors between V^+ and V_C^- pins and V^- and V_C^- pins

as illustrated in Figures 3 and 4. Resistor values may be predicted by:

$$R_{LIM} \cong \frac{V^+}{I_{SC}} = \frac{V^-}{I_{SC}}$$

where:

 $I_{SC} \leq 100 \text{ mA for LH0033}$

 $I_{SC} \leq 250 \, \text{mA} \text{ for LH0063}$

The inclusion of limiting resistors in the collectors of the output transistors reduces output voltage swing. Decoupling V_C^+ and V_C^- pins with capacitors to ground will retain full output swing for transient pulses. Alternate active current limit techniques that retain full DC output swing are shown in Figures 5, 6 and 7. In Figures 5 and 6, the current sources are saturated during normal operation thus apply full supply voltage to the V_C pins. Under fault conditions, the voltage decreases as required by the overload. For Figure 5:

$$R_{LIM} = \frac{V_{BE}}{I_{SC}} = \frac{.6V}{60 \text{ mA}} = 10\Omega$$

In Figure 6, quad transistor arrays are used to minimize can count and:

$$R_{LIM} = \frac{V_{BE}}{1/3 \text{ (I}_{SC})} = \frac{.6V}{1/3 \text{ (200 mA)}} = 8.2\Omega$$




FIGURE 3. LH0033 Using Resistor Current Limiting




FIGURE 4. LH0063 Using Resistor Current Limiting

application hints (con't)




FIGURE 5. LH0033 Current Limiting Using Current Sources




FIGURE 6. LH0063 Current Limiting Using Current Sources

Capacitive Loading: Both the LH0033 and LH0063 are designed to drive capacitive loads such as coaxial cables in excess of several thousand picofarads without susceptibility to oscillation. However, peak current resulting from (C $\times d_V/d_t$) should be limited below absolute maximum peak current ratings for the devices.

Thus for the LH0033:

$$\left(\frac{\Delta V_{1N}}{\Delta t}\right)$$
 X $C_L \le I_{OUT} \le \pm 250 \text{ mA}$

and for the LH0063:

$$\left(\!\frac{\Delta V_{IN}}{\Delta t}\!\right) \ \ \, X \, \, C_L \, \leq \, I_{OUT} \, \leq \, \pm 500 \, mA$$

application hints (con't)

In addition, power dissipation resulting from driving capacitative loads plus standby power should be kept below total package power rating:

$$\begin{array}{l} P_{diss} \geq P_{DC} + P_{AC} \\ \\ P_{diss} \geq (V^{+} - V^{-}) \times I_{S} + P_{AC} \\ \\ P_{AC} \geq (V_{P,P})^{2} \times f \times C_{1} \end{array}$$

where $V_{P,P}$ = Peak-to-peak output voltage swing f = frequency

C_L = Load Capacitance

Operation Within an Op Amp Loop: Both devices may be used as a current booster or isolation buffer within a closed loop with op amps such as LH0032, LH0062, or LM118. An isolation


resistor of 47Ω should be used between the op amp output and the input of LH0033. The wide bandwidths and high slew rates of the LH0033 and LH0063 assure that the loop has the characteristics of the op amp and that additional rolloff is not required.

Hardware: In order to utilize the full drive capabilities of both devices, each should be mounted with a heat sink particularly for extended temperature operation. The cases of both are isolated from the circuit and may be connected to system chassis.

ACHTUNG!


Power supply bypassing is necessary to prevent oscillation with both the LH0033 and LH0063 in all circuits. Low inductance ceramic disc capacitors with the shortest practical lead lengths must be connected from each supply lead (within < % to %" of the device package) to a ground plane. Capacitors should be one or two $0.1\mu F$ in parallel for the LH0033; adding a $4.7\mu F$ solid tantalum capacitor will help in troublesome instances. For the LH0063, two $0.1\mu F$ ceramic and one $4.7\mu F$ solid tantalum capacitors in parallel will be necessary on each supply lead.

schematic diagrams




typical applications

High Speed Automatic Test Equipment Forcing Function Generator




Gamma Ray Pulse Integrator




typical applications (con't)


Nuclear Particle Detector




High Input Impedance AC Coupled Amplifier




Isolation Buffer




Coaxial Cable Driver



Coaxial Cable Driver




1W CW Final Amplifier




typical applications (con't)


High Input Impedance Comparator With Offset Adjust




Instrumentation Shield/Line Driver




Single Supply AC Amplifier



4.5 MHz Notch Filter



High Speed Sample & Hold



National Semiconductor

Buffers

LH2110/LH2210/LH2310 Dual Voltage Follower

general description

The LH2110 series of dual voltage followers are two LM110 type followers in a single hermetic package. Featuring all the same performance characteristics of the single, these duals offer in addition closer thermal tracking, lower weight, reduced insertion cost and smaller size than two singles. For additional information, see the LM110 data sheet and National's Linear Application Notebook.

The LH2110 is specified for operation over the -55°C to +125°C military temperature range. The LH2210 is specified for operation over the -25°C to +85°C temperature range. The LH2310 is specified

fied for operation over the 0° C to $+70^{\circ}$ C temperature range.

features

•	Low input current	1 nA
•	High input resistance	10 ¹⁰ ohms

High slew rate

30V/μs

■ Wide bandwidth


20 MHz

Wide operating supply range

±5V to ±18V


Output short circuit proof

connection diagram




Order Number LH2110D or LH2210D or LH2310D See Package D16C

auxiliary circuits



Increasing Negative Swing Under Load



Supply Voltage
Power Dissipation (Note 1)
Input Voltage (Note 2)
Output Short Circuit Duration (Note 3)

±18V 500 mW ±15V

Continuous

Operating Temperature Range LH2110

Storage Temperature Range

LH2310

-55°C to 125°C -25°C to 85°C 0°C to 70°C -65°C to 150°C

300°C

Lead Temperature (Soldering, 10 sec)

electrical characteristics Each side (Note 4)

BARAMETER	CONDITIONS	· [LIMITS		
nput Bias Current TA nput Resistance nput Capacitance Large Signal Voltage Gain TA Vo Dutput Resistance Largely Current (Each Amplifier) nput Offset Voltage Temperature Drift TA	CONDITIONS	LH2110	LH2210	LH2310	UNITS
Input Offset Voltage	T _A ≈ 25 [°] C	4.0	4.0	7.5	mV Max
Input Bias Current	T _A = 25°C	3.0	3.0	7.0	nA Max
nput Resistance	T _A = 25°C	10 ¹⁰	1010	10 ¹⁰	Ω Min
nput Capacitance		1.5	1.5	1.5	p# Typ
_arge Signal Voltage Gain	$T_A = 25^{\circ}C, V_S = \pm 15V$ $V_{OUT} = \pm 10V, R_L = 8 k\Omega$.999	.999	.999	V/V Min
Output Resistance	T _A = 25°C	2.5	2.5	2.5	Ω Max
Supply Current (Each Amplifier)	T _A = 25°C	5.5	5.5	5.5	mA Max
nput Offset Voltage	6	6.0	6.0	10	mV Max
Offset Voltage Temperature Drift	$-55^{\circ}C \le T_{A} \le 85^{\circ}C$ $T_{A} = 125^{\circ}C$	6 12	6 12	10 -	μV/°C Typ μV/°C Typ
Input Bias Current		10	10	10	nA Max
Large Signal Voltage Gain	$V_S = \pm 15V$, $V_{OUT} = \pm 10V$ $R_L = 10 \text{ k}\Omega$.999	.999	.999	V/V Min
Output Voltage Swing (Note 5)	$V_S = \pm 15V$, $R_L = 10 \text{ k}\Omega$	±10	±10	±10	V Min
Supply Current (Each Amplifier)	T _A = 125°C	4.0	4.0	-	mA Max
Supply Voltage Rejection Ratio	±5V ≤ V _S ≤ ±18V	70	70	70	dB Min

Note 1: The maximum junction temperature of the LH2110 is 150°C, while that of the LH2110 is 100°C and that of the LH2310 is 85°C. For operating devices in the flat package at elevated temperatures, the derating is based on a thermal resistance of 185°C/W when mounted on a 1/16-inch-thick epoxy glass board with 0.03-inch-wide, 2-ounce copper conductors. The thermal resistance of the dual-in-line package is 100°C/W, junction to ambient.

Note 2: For supply voltages less than ±15V, the absolute maximum input voltage is equal to the supply voltage.

Note 3: Continuous short circuit is allowed for case temperatures to 125° C and ambient temperatures to 70° C. It is necessary to insert a resistor greater than $2 \, k\Omega$ in series with the input when the amplifier is driven from low impedance sources to prevent damage when the output is shorted.

Note 4: These specifications apply for $\pm 5\text{V} \leqslant \text{V}_S \leqslant \pm 18\text{V}$ and $-55^{\circ}\text{C} \leqslant \text{T}_A \leqslant 125^{\circ}\text{C}$, unless otherwise specified. With the LM210, however, all temperature specifications are limited to $-25^{\circ}\text{C} \leqslant \text{T}_A \leqslant 85^{\circ}\text{C}$, and for the LH2310, all temperature specifications are limited to $0^{\circ}\text{C} \leqslant \text{T}_A \leqslant 70^{\circ}\text{C}$.

Note 5: Increased output swing under load can be obtained by connecting an external resistor between the booster and V⁻ terminals.



Section 3.

Instrumentation Amplifiers 3

Section 3. Instrumentation Amplifiers

All of the amplifiers in this section are true differential input instrumentation amplifiers with very high common mode rejection and adjustable gain.

Features			Charact	eristics			Part N	umber	
	l _B Max	V _{OSin} ax Max	∆Vos ∆T	Gain Lin.	Gain Tempco	Gain Error	-25°C to 85°C	-55°C to 125°C	Page Number
90 µW dissipation, wide supply range, one external gain set resistor	125 nA 100 nA	2mV 1mV	10μV/°C 10μV/°C	0.03% 0.03%	•	3% max 1% max	LH0036C	LH0036	3-4
Low cost, one external gain set resistor	500 n A	2 mV 1 mV	10μV/°C 10μV/°C	0.03% 0.03%	:	1% 0.3%	LH0037C	LH0037	3-12
Ultra low drift, all gain set resistors internal, very low noise, very linear, guard drive amplifier included	100 nA	150μV 100μV	1μV/°C max 0.25μV/°C max	1 ppm 1 ppm	7 ppm/°C 7 ppm/°C	0.1% 0.1%	LH0038C	LH0038	3-15
Monolithic, external gain set resistors (2),	40 pA 20 pA	30 mV 15 mV	10 μV/°C 10 μV/°C	0.1% max 0.05%	3* ppm/°C	0.2% max 0.1% max	LF252	LF152	3-27

^{*}Dependent upon external resistors.

National Semiconductor

Amplifiers

LH0036/LH0036C Instrumentation Amplifier

general description

The LH0036/LH0036C is a true micro power instrumentation amplifier designed for precision differential signal processing. Extremely high accuracy can be obtained due to the 300 M Ω input impedance and excellent 100 dB common mode rejection ratio. It is packaged in a hermetic TO-8 package. Gain is programmable with one external resistor from 1 to 1000, Power supply operating range is between $\pm 1V$ and $\pm 18V$. Input bias current and output bandwidth are both externally adjustable or can be set by internally set values. The LH0036 is specified for operation over the -55°C to $+125^{\circ}\text{C}$ temperature range and the

LH0036C is specified for operation over the -25°C to +85°C temperature range.

features

High input impedance

300 MΩ

■ High CMRR

100 dB

Single resistor gain adjustLow power

1 to 1000

Wide supply range


90μW ±1V to ±18V


Adjustable input bias current

Adjustable output bandwidth

Guard drive output

equivalent circuit and connection diagrams





Order Number LH0036G or LH0036CG See NS Package H12B

Supply Voltage	±18V	Short Circuit Duration	Continuous
Differential Input Voltage	±30V	Operating Temperature Range	
Input Voltage Range	±V _s	LH0036	-55°C to +125°C
Shield Drive Voltage	±Vs	LH0036C	−25°C to +85°C
CMRR Preset Voltage	±Ve	Storage Temperature Range	-65°C to +150°C
CMRR Trim Voltage	±Vs	Lead Temperature, Soldering 10 seconds	300°C
Power Dissipation (Note 3)	1.5W		


electrical characteristics (Notes 1 and 2)

PARAMETER	CONDITIONS		LH0036		<u> </u>	LH0036C		UNITS	
		MIN	TYP	MAX	MIN	TYP	MAX		_
Input Offset Voltage (V _{IOS})	$R_S = 1.0k\Omega$, $T_A = 25^{\circ}C$ $R_S = 1.0k\Omega$		0.5	1.0 2.0		1.0	2.0 3.0	m∨ m∨	
Output Offset Voltage (V _{OOS})	$R_S = 1.0k\Omega, T_A = 25^{\circ}C$ $R_S = 1.0k\Omega$		2.0	5.0 6.0		5.0	10 12	mV mV	
Input Offset Voltage Tempco (ΔV _{IOS} /ΔT)	$R_S \le 1.0k\Omega$		10			10		μV/°C	
Output Offset Voltage Tempco (ΔV _{OOS} /ΔT)			15			15		μV/°C	
Overall Offset Referred to Input (Vos)	A _V = 1.0 A _V = 10 A _V = 100 A _V = 1000		2.5 0.7 0.52 0.502			6.0 1.5 1.05 1.005		mV mV mV <i>m</i> V	
Input Bias Current (1 _B)	T _A = 25°C		40	100 150		50	125 200	nA nA	
Input Offset Current (I _{OS})	T _A = 25°C		10	40 80		20	50 100	nA nA	
Small Signal Bandwidth	$\begin{aligned} A_V &= 1.0, R_L = 10k\Omega \\ A_V &= 10, R_L = 10k\Omega \\ A_V &= 100, R_L = 10k\Omega \\ A_V &= 1000, R_L = 10k\Omega \end{aligned}$		350 35 3.5 350			350 35 3.5 350		kHz kHz kHz Hz	:
Full Power Bandwidth	$V_{1N} = \pm 10V, R_{L} = 10k,$ $A_{V} = 1$		5.0			5.0		kHz	
Input Voltage Range	Differential Common Mode	±10 ±10	±12 ±12		±10 ±10	±12 ±12		v v	
Gain Nonlinearity			0.03	1	1	0.03		%	
Deviation From Gain Equation Formula	A _V = 1 to 1000		±0.3	±1.0		±1.0	±3.0	9/6	
PSRR	$ \begin{array}{l} \pm 5.0 V \leq V_{S} \leq \pm 15 V, \\ A_{V} \neq 1.0 \\ \pm 5.0 V \leq V_{S} < \pm 15 V, \\ A_{V} = 100 \end{array} $		1.0 0.05	2.5 0.25		1.0 0.10	5.0 0.50	mV/V . mV/V	
CMRR	$A_V = 1.0$ DC to $A_V = 10$ 100 Hz $A_V = 100$ $\Delta R_S = 1.0k$		1.0 0.1 50	2.5 0.25 100		2.5 0.25 50	5.0 0.50 1 00	mV/V mV/V μV/V	
Output Voltage	$V_S = \pm 15V, R_L = 10k\Omega,$ $V_S = \pm 1.5V, R_L = 100k\Omega$	±10 ±0.6	±13.5 ±0.8		±10 ±0.6	±13.5 ±0.8		v v	
Output Resistance			0.5	l]	0.5		52	
Supply Current			300	400		400	600	μА	-
Equivalent Input Noise Voltage	0.1 Hz $<$ f $<$ 10 kHz, R _S $<$ 50 Ω		20			20		µV/р-р	
Slew Rate	$\Delta V_{1N} = \pm 10V$, $R_{L} = 10k\Omega$, $A_{V} = 1.0$		0.3			0:3		V/µs	
Settling Time	To $\pm 10 \text{ mV}, R_L = 10 \text{k}\Omega,$ $\Delta V_{\text{OUT}} = 1.0 \text{V}$ $A_V = 1.0$ $A_V = 100$		3.3 180			3.8 180		μs μs	


Note 1: Unless otherwise specified, all specifications apply for $V_S = \pm 15V$, Pins 1, 3, and 9 grounded, $-25^{\circ}C$ to $+85^{\circ}C$ for the LH0036C and $-55^{\circ}C$ to $+125^{\circ}C$ for the LH0036.


Note 2: All typical values are for TA = 25°C.

Note 3: The maximum junction temperature is 150° C. For operation at elevated temperature derate the G package on a thermal resistance of 90° C/W, above 25° C.



typical applications







CÖNTROLLING RESISTORS.

Instrumentation Amplifier with Logic Controlled Shut-Down


Pre MUX Signal Conditioning




Isolation Amplifier for Medical Telemetry




Thermocouple Amplifier with Cold Junction Compensation



Process Control Interface





High Pass Filter

applications information

THEORY OF OPERATION




FIGURE 1. Simplified LH0036

The LH0036 is a 2 stage amplifier with a high input impedance gain stage comprised of A_1 and A_2 and a differential to single-ended unity gain stage, A_3 . Operational amplifier, A_1 , receives differential input signal, e_1 , and amplifies it by a factor equal to $(R1 + R_G)/R_G$.

 A_1 also receives input e_2 via A_2 and R2. e_2 is seen as an inverting signal with a gain of $R1/R_G$. A_1 also receives the common mode signal e_{CM} and processes it with a gain of +1.

Hence

$$V_1 = \frac{R1 + R_G}{R_G} e_1 - \frac{R1}{R_G} e_2 + e_{CM}$$
 (1)

By similar analysis V2 is seen to be:

$$V_2 = \frac{R2 + R_G}{R_G} e_2 - \frac{R2}{R_G} e_1 + e_{CM}$$
 (2)

For R1 = R2:

$$V_2 - V_1 = \left[\left(\frac{2R1}{R_G} \right) + 1 \right] (e_2 - e_1)$$
 (3)

Also, for R3 = R5 = R4 = R6, the gain of $A_3 = 1$, and

$$e_0 = (1)(V_2 - V_1) = (e_2 - e_1) \left[1 + \left(\frac{2R1}{R_G} \right) \right]$$
 (4)

As can be seen for identically matched resistors, e_{CM} is cancelled out, and the differential gain is dictated by equation (4).

For the LH0036, equation (4) reduces to:

$$A_{VCL} = \frac{e_0}{e_2 - e_1} = 1 + \frac{50k}{R_G}$$
 (5a)


The closed loop gain may be set to any value from 1 ($R_G = \infty$) to 1000 ($R_G \cong 50\Omega$). Equation (5a) re-arranged in more convenient form may be used to select R_G for a desired gain:

$$R_G = \frac{50k}{A_{VCI} - 1} \tag{5b}$$

USE OF BANDWIDTH CONTROL (pin 1)

In the standard configuration, pin 1 of the LH0036 is simply grounded. The amplifier's slew rate in this configuration is typically $0.3V/\mu s$ and small

signal bandwidth 350 kHz for $A_{VCL}=1$. In some applications, particularly at low frequency, it may be desirable to limit bandwidth in order to minimize the overall noise bandwidth of the device. A resistor R_{BW} may be placed between pin 1 and ground to accomplish this purpose. Figure 2 shows typical small signal bandwidth versus R_{BW} .



KBW - HESISTANCE PHOM PIN T TO GROUND (!.

FIGURE 2. Bandwidth vs RBW

It also should be noted that large signal bandwidth and slew rate may be adjusted down by use of R_{BW} . Figure 3 is plot of slew rate versus R_{BW} .




FIGURE 3. Output Slew Rate vs RBW

CMRR CONSIDERATIONS

Use of Pin 9, CMRR Preset

Pin 9 should be grounded for nominal operation. An internal factory trimmed resistor, R6, will yield a CMRR in excess of 80 dB (for A_{VCL} = 100). Should a higher CMRR be desired, pin 9 should be left open and the procedure, in this section followed.

DC Off-set Voltage and Common Mode Rejection Adjustments

Off-set may be nulled using the circuit shown in Figure 4.




FIGURE 4. VOS Adjustment Circuit

Pin 8 is also used to improve the common mode rejection ratio as shown in Figure 5. Null is

applications information (con't)

achieved by alternately applying $\pm 10V$ (for $V^+ \& V^- \approx 15V$) to the inputs and adjusting R1 for minimum change at the output.




FIGURE 5. CMRR Adjustment Circuit

The circuits of Figure 4 and 5 may be combined as shown in Figure 6 to accomplish both V_{OS} and CMRR null. However, the V_{OS} and CMRR adjustment are interactive and several iterations are required. The procedure for null should start with the inputs grounded.




FIGURE 6. Combined CMRR, VOS Adjustment Circuit

R2 is adjusted for V_{OS} null. An input of +10V is then applied and R1 is adjusted for CMRR null. The procedure is then repeated until the optimum is achieved.

A circuit which overcomes adjustment interaction is shown in Figure 7. In this case, R2 is adjusted first for output null of the LH0036. R1 is then adjusted for output null with +10V input. It is always a good idea to check CMRR null with a -10V input. The optimum null achievable will yield the highest CMRR over the amplifiers common mode range.




FIGURE 7. Improved VOS, CMRR Nulling Circuit

AC CMRR Considerations

The ac CMRR may be improved using the circuit of Figure 8.




FIGURE 8. Improved AC CMRR Circuit

After adjusting R1 for best dc CMRR as before, R2 should be adjusted for minimum peak-to-peak voltage at the output while applying an ac common mode signal of the maximum amplitude and frequency of interest.

INPUT BIAS CURRENT CONTROL

Under nominal operating conditions (pin 3 grounded), the LH0036 requires input currents of 40 nA. The input current may be reduced by inserting a resistor (R_B) between 3 and ground or, alternatively, between 3 and V $^-$. For R_B returned to ground, the input bias current may be predicted by:

$$I_{BIAS} \cong \frac{V^{+} - 0.5}{4 \times 10^{8} + 800 R_{B}}$$
 (6a)

ΔI

$$R_{B} = \frac{V^{+} - 0.5 - (4 \times 10^{8}) (I_{BIAS})}{800 I_{BIAS}}$$
 (6b)

Where:

IBIAS = Input Bias Current (nA)

R_B = External Resistor connected between pin 3 and ground (Ohms)

 V^+ = Positive Supply Voltage (Volts)

Figure 9 is a plot of input bias current versus R_B.




FIGURE 9. Input Bias Current as a Function of RB

As indicated above, $R_{\rm B}$ may be returned to the negative supply voltage. Input bias current may then be predicted by:

$$I_{BIAS} \cong \frac{(V^+ - V^-) - 0.5}{4 \times 10^8 + 800 R_B}$$

applications information (con't)

or

$$R_{B} \cong \frac{(V^{+} - V^{-}) - 0.5 - (4 \times 10^{8})(I_{BIAS})}{800 I_{BIAS}}$$
(8)

Where:

IBIAS = Input Bias Current (nA)

R_B = External resistor connected between pin 3 and V⁻ (Ohms)

V⁺ = Positive Supply Voltage (Volts)

V = Negative Supply Voltage (Volts)




FIGURE 10. Input Bias Current as a Function of RB

Figure 10 is a plot of input bias current versus $R_{\rm B}$ returned to V^- it should be noted that bandwidth is affected by changes in $R_{\rm B}$. Figure 11 is a plot of bandwidth versus $R_{\rm B}$.




FIGURE 11. Unity Gain Bandwidth as a Function of RR

BIAS CURRENT RETURN PATH CONSIDERATIONS

The LH0036 exhibits input bias currents typically in the 40 nA region in each input. This current must flow through $R_{\rm ISO}$ as shown in Figure 12.




FIGURE 12. Bias Current Return Path

In a typical application, $V_S=\pm 15V,\ I_{B\,1}\cong I_{B\,2}\cong 40$ nA, the total current, I_T , would flow through R_{ISO} causing a voltage rise at point A. For values of $R_{ISO}\geq 150~M\Omega,$ the voltage at point A exceeds the +12V common range of the device. Clearly, for $R_{ISO}=\infty,$ the LH0036 would be driven to positive saturation.

The implication is that a finite impedance must be supplied between the input and power supply ground. The value of the resistor is dictated by the maximum input bias current, and the common mode voltage. Under worst case conditions:

$$R_{ISO} \le \frac{V_{CMR} - V_{CM}}{I_{T}} \tag{9}$$

Where:

V_{CMR} = Common Mode Range (10V for the LH0036)

 V_{CM} = Common Mode Voltage

$$I_T = I_{B1} + I_{B2}$$

In applications in which the signal source is floating, such as a thermocouple, one end of the source may be grounded directly or through a resistor.

GUARD OUTPUT

Pin 2 of the LH0036 is provided as a guard drive pin in those stringent applications which require very low leakage and minimum input capacitance. Pin 2 will always be biased at the input common mode voltage. The source impedance looking into pin 2 is approximately 15 k Ω . Proper use of the quard/shield pin is shown in Figure 13.




FIGURE 13. Use of Guard

For applications requiring a lower source impedance than 15 $k\Omega_{\rm r}$ a unity gain buffer, such as the LH0002 may be inserted between pin 2 and the input shields as shown in Figure 14.




FIGURE 14. Guard Pin With Buffer

definition of terms

Bandwidth: The frequency at which the voltage gain is reduced to 0,707 of the low frequency (dc) value.

Closed Loop Gain, A_{VCL} : The ratio of the output voltage swing to the input voltage swing determined by $A_{VCL} = 1 + (50k/R_G)$. Where: $R_G = Gain Set Resistor$.

Common Mode Rejection Ratio: The ratio of input voltage range to the peak-to-peak change in offset voltage over this range.

Gain Equation Accuracy: The deviation of the actual closed loop gain from the predicted closed loop gain, $A_{VCL} = 1 + (50k/R_G)$ for the specified closed loop gain.

Input Bias Current: The current flowing at pin 5 and 6 under the specified operating conditions.

Input Offset Current: The difference between the input bias current at pins 5 and 6; i.e. $I_{OS} = I_{I_5} - I_{I_6}I_{I_6}$.

Input Stage Offset Voltage, V_{IOS} : The voltage which must be applied to the input pins to force the output to zero volts for A_{VCL} = 100.

Output Stage Offset Voltage, V_{OOS}: The voltage which must be applied to the input of the output stage to produce zero output voltage. It can be measured by measuring the overall offset at unity gain and subtracting V_{IOS}.

$$V_{OOS} = \left[V_{OS} \middle| A_{VCL} = 1 \right] - \left[V_{OS} \middle| A_{VCL} = 1000 \right]$$

Overall Offset Voltage:

$$V_{OS} = V_{IOS} + \frac{V_{OOS}}{A_{VCL}}$$

Power Supply Rejection Ratio: The ratio of the change in offset voltage, V_{OS} , to the change in supply voltage producing it.

Resistor, R_B : An optional resistor placed between pin 3 of the LH0036 and ground (or V^-) to reduce the input bias current.

Resistor, R_{BW} : An optional resistor placed between pin 1 of the LH0036 and ground (or V^-) to reduce the bandwidth of the output stage.

Resistor, R_G: A gain setting resistor connected between pins 4 and 7 of the LH0036 in order to program the gain from 1 to 1000.

Settling Time: The time between the initiation of an input step function and the time when the output voltage has settled to within a specified error band of the final output voltage.

National Semiconductor

Amplifiers

LH0037/LH0037C Low Cost Instrumentation Amplifier

general description

The LH0037/LH0037C is a true instrumentation amplifier designed for precision differential signal processing. Extremely high accuracy can be obtained due to the 300 M Ω input impedance and excellent 100 dB common-mode rejection ratio. It is packaged in a hermetic TO-8 package. Gain is programmable with one external resistor from 1 to 1000. Power supply operating range is between $\pm 5V$ and $\pm 22V$.

The LH0037 is specified for operation over the -55°C to $+125^{\circ}\text{C}$ temperature range and the LH0037C

is specified for operation over the -25°C to +85°C temperature range.

features


■ High input impedance 300 MΩ
■ High CMRR 100 dB
■ Single resistor gain adjust 1 to 1000
■ Low power 250 mW


Wide supply range

±5V to ±22V

■ Guard drive output

equivalent circuit and connection diagrams






Metal Can Package

Order Number LH0037G or LH0037CG See Package H12B

typical applications



Isolation Amplifier for Medical Telemetry

absolute maximum ratings

Supply Voltage	±22V	Short Circuit Duration	Continuous
Differential Input Voltage	±30V	Operating Temperature Range	
Input Voltage Range	±V _s	LH0037	-55°C to +125°C
Shield Drive Voltage	±V _s	LH0037C	-25°C to +85°C
CMRR Preset Voltage	±V _s	Storage Temperature Range	-65°C to +150°C
CMRR Trim Voltage	±V _S	Lead Temperature (Soldering, 10 seconds)	300°C
Power Dissination (Note 3)	1 F/A/	•	

electrical characteristics (Notes 1 and 2)


				LIM	1115			
PARAMETER	CONDITIONS		LH0037			LH0037C		UNITS
		MIN	TYP	MAX	MIN	TYP	MAX	l
Input Offset Voltage (V _{IOS})	$R_S \approx 1.0 \text{ k}\Omega$, $T_A = 25^{\circ}\text{C}$ $R_S \approx 1.0 \text{ k}\Omega$		0.5	1.0 2.0		1.0	2.0 3.0	mV mV
Output Offset Voltage (V _{OOS})	$R_S \approx 1.0 \text{ k}\Omega$, $T_A = 25^{\circ}\text{C}$ $R_S \approx 1.0 \text{ k}\Omega$		2.0	5.0 6.0		5.0	10 12	mV mV
Input Offset Voltage Tempco ($\Delta V_{IOS}/\Delta T$)	$R_S \le 1.0 k\Omega$		10			10		μV/°C
Output Offset Voltage Tempco ($\Delta V_{OOS}/\Delta T$)			15			15	-	μV/°C
Overall Offset Referred to Input (V_{OS})	$A_{V} = 1.0$ $A_{V} = 10$ $A_{V} = 100$ $A_{V} = 1000$		2.5 0.7 0.52 0.502			6.0 1.5 1.05 1.005		mV mV mV
Input Bias Current (I _B)	T _A = 25°C		200	500 1.5		200	500 0.8	n.A μ.A
Input Offset Current (I _{OS})	T _A = 25°C	-		100			250	n/
Small Signal Bandwidth	$\begin{aligned} A_V &= 1.0, & R_L &= 2 \text{ k}\Omega \\ A_V &= 10, & R_L &= 2 \text{ k}\Omega \\ A_V &= 100, & R_L &= 2 \text{ k}\Omega \\ A_V &= 1000, & R_L &= 2 \text{ k}\Omega \end{aligned}$		350 35 3.5 350	200		350 35 3.5 350	250	kH kH kH H
Full Power Bandwidth	$V_{IN} = \pm 10V, R_L = 2 k\Omega$ $A_V = 1$		5.0	}		5.0	,	kH
Input Voltage Range	Differential Common Mode	±12 ±12			±12 ±12			,
Gain Nonlinearity			0.03			0.03		9
Deviation From Gain Equation Formula	A _V = 1 to 1000		±0.3	±1		±1.0	±3	9
PSRR	$ \begin{array}{l} \pm 5.0 V \leq V_S \leq \pm 15 V, \\ A_V = 1.0 \\ \pm 5.0 V \leq V_S \leq \pm 15 V, \\ A_V = 100 \end{array} $		1.0 0.05	2.5 0.25		0.10	5 0.25	mV/\
CMRR	$A_V = 100$ $A_V = 1.0$ DC to $A_V = 10$ 100 Hz $A_V = 100$ $\Delta R_S = 1.0k$		1.0 0.1 25	2.5 0.25 100		2.5 0.25 25	5.0 1.0 100	mV/\ mV/\ μV/\
Output Voltage				[
	$R_L = 2 k\Omega$	10	13		10	13		'
Output Resistance			0.5		1	0.5		S
Supply Current			4.5	8.4		4.5	8.4	m/
Slew Rate	$\Delta V_{1N} = \pm 10V,$ $R_{L} = 2 k\Omega, A_{V} = 1.0$		0.5			0.5		V/μ
Settling Time	To ±10 mV, $R_L = 2 k\Omega$ $\Delta V_{OUT} = 1.0V$							
·	A _V = 1.0 A _V = 100		3.8 180			3.8 180		μ.


Note 1: Unless otherwise specified, all specifications apply for $V_S = \pm 15V$, pin 9 grounded, $-25^{\circ}C$ to $+85^{\circ}C$ for the LH0037C and $-55^{\circ}C$ to $+125^{\circ}C$ for the LH0037.


Note 2: All typical values are for TA = 25°C.

Note 3: The maximum junction temperature is 150°C. For operation at elevated temperature derate the G package on a thermal resistance of 90°C/W, above 25°C.


typical performance characteristics










typical applications (con't)





Thermocouple Amplifier with Cold Junction Compensation





High Pass Filter



LH0038/LH0038C True Instrumentation Amplifier

General Description

The LH0038/LH0038C is a precision true instrumentation amplifier (TIA) capable of amplifying very low level signals, such as thermocouple and low impedance strain guage outputs. Precision thin film gain setting resistors are included in the package to allow the user to set the closed-loop gain from 100 to 2000. Since the resistors are of a homogeneous single chip construction, they track almost perfectly so that temperature variations of closed loop gain are virtually eliminated.

LH0038 exhibits excellent CMRR, PSRR, gain linearity, as well as extremely low input offset voltage, offset voltage drift and input noise voltage.

The devices are provided in a hermetically sealed 16-lead DIP. The LH0038 is guaranteed from -55°C to +125°C; whereas the LH0038C is guaranteed from -25°C to +85°C.

Features


- Ultralow offset voltage
- $25 \mu V$ typ., $100 \mu V$ max

Amplifiers


- Ultralow offset drift
- $0.25 \,\mu\text{V/C}$ max
- Ultralow input noise

- 0.2 μVp-p
- Pin strap gain options 100, 200, 400, 500, 1k, 2k Excellent PSRR and CMRR
 - 120 dB

Simplified Schematic Diagram



Connection Diagram



*Guard output is connected to the case.

Absolute Maximum Ratings

Lead Temperature (Soldering, 20 seconds)

Supply Voltage ±18V Differential Input Voltage (Note 1) ±1V Input Voltage $\pm V_{S}$ Power Dissipation (See Curve) 500 mW Continuous **Short Circuit Duration** Operating Temperature Range -55°C to +125°C LH0038 -25°C to +85°C LH0038C -65°C to +150°C Storage Temperature 300°C

DC Electrical Characteristics (Note 2)

	A D A METED	CONDIT	TIONE		LH0038			-H0038	С	
Ρ/	ARAMETER	CONDIT	IONS	MIN	TYP	MAX	MIN	TYP	MAX	UNITS
Vios	Input Offset Voltage		T _A = 25°C		25	100		30	150	μ\
				Ī		125			220	l ^μ `
Δν _{ΙΟS} /ΔΤ	Input Offset Voltage				0.1	0.25		0.2	1.0	μV/°(
	Tempco	$R_S = 50\Omega$							•	
Voos	Output Offset Voltage	VCM = 0V	T _A = 25°C		3	10		5	25	
						15			30	m\
ΔV _{OOS} /ΔΤ	Output Offset Voltage Tempco	·			25			25		μV/°
I _B	Input Bias Current		T _A = 25°C		50	100		50	100	
	,			7		200			200	1
los	Input Offset Current		T _A = 25°C		2	. 5		7	10	n/
.03					·	8			15	1
Δ1 _B /ΔΤ	Input Bias Current Tempco	VCM = 0V			500			500		pA/°
AVCL	Closed Loop Gain	Gain Pins Jumpered			-					
		None			100			100		
		6-10			200			200		
		6-9, 10-5			400			400		\ V/'
		6-10, 5-9			500	-	 	500		
		7–10 8–10	•		2000			1000		
	0				+	0.2	 	0.1	0.4	
	Closed Loop Gain Error	A _{VCL} = 100, 200 A _{VCL} = 400, 500		 	0.1	0.3	 	0.1	0.4	1
	Ellor	AVCL = 1000		+	0.2	0.5		0.5	1.0	'
		AVCL = 2000		1	1.0	2.0		1.5	3.0	
	Gain Temperature Coefficient	AVCL = 1k			7			7		ppm/°
	Gain Nonlinearity	$100 \le A_{VCL} \le 2k$	······································	1	1			1		ppm
VINCM	Common-Mode Input Voltage Range			±10	±12		±10	±12		
v _o	Output Voltage	$R_L \ge 10 \ k\Omega$		±10	±12		±10	±12		1
V _S	Supply Voltage Range			±5		±18	±5		±18	1
	Guard Voltage Error	-10V < V _{CM} < +1	014		±10	±100	-	±10	±100	m'

DC Electrical Characteristics (Note 2) (Continued)

c	PARAMETER	CONDITI	ONG		LH0038	3	1	LH0038	C	
r	ARAMETER	CONDITI	ONS	MIN	TYP	MAX	MIN	TYP	MAX	UNITS
CMRR	Common-Mode	V _{IN} = ±10V	A _{VCL} = 100	94	110		86	110		
٠	Rejection Ratio		A _{VCL} = 1000	114	120		106	110		,,,
PSRR	Power Supply	$\pm 5V \le \Delta V_{S} \le \pm 15V$	A _{VCL} = 100	94	110		94	110		dB
	Rejection Ratio		A _{VCL} = 1000	110	120		100	110		
losc	Output Short Circuit Current	T _A = 25°C		±2	±5	±10	±2	±5	±10	
IS	Supply Current	T _A = 25°C			1.6	2.0		1.6	3.0	mA
RIN DIFF	Input Resistance	AVCL = 1000, TA =	25°C		5			5		МΩ
RIN CM	Common-Mode Input Resistance			_	1			1		GΩ
ROUT	Output Resistance	1			1			1		mΩ


AC Electrical Characteristics $V_S = \pm 15V$, $T_A = 25^{\circ}C$


	PARAMETER	COMMENT	CONDIT	IONS	TYP	UNITS
en	Equivalent Input Noise Voltage	Figure 1	Rs = 0, f = 0.1 to 1	0 Hz .	0.2	μ∨ρ∙ρ
e _n	Equivalent Input Spot Noise	Figure 1	R _S = 100Ω	f = 10 Hz	6.5	
	Voltage			f = 100 Hz	6.0]
				f = 1 kHz	6.0	- nV/√Hz
	M. Large Signal Bandwidth			f = 10 kHz	6.0	
вw	Large Signal Bandwidth		V _{OUT} = ±10V		1.6	kHz
Sr	Slew Rate		V _{OUT} = ±10V		0.3	Viμs
ts	Settling Time to 0.01%	Figure 13		20V Step	120	
				-10V Step	80	μs
				+10V Step	60	1 .
t _r	Rise Time		ΔV _{OUT} = 100 mV	AVCL = 100	6	
				A _{VCL} = 1000	13	μs
Īn	Equivalent Input Spot Noise Current		'R _S = 100 MΩ	f = 10 Hz	0.1	pA/√Hz


Note 1: The inputs are protected by diodes for overvoltage protection. Excessive currents will flow for differential voltages in excess of ±1V. Input current should be limited to less than 10 mA.


Note 2: Unless otherwise noted these specifications apply for $V_S = \pm 15.0V$, pin 15 connected to pin 1, pin 16 connected to ground, over the temperature range -55° C to $+125^{\circ}$ C for the LH0038 and -25° C to $+85^{\circ}$ C for LH0038C.


Typical Performance Characteristics

























Wide Band Noise




 V_S = ±15V, R_S = 1k Ω , A_V = 10k, DUT = 1k Vertical sensitivity: 0.1 μ V/CM Horizontal sensitivity: 5 sec/CM Bandwidth: 0.1 Hz to 10 Hz

Pulse Response



 $V_S = \pm 15V$ $R_L \ge 10k\Omega$ AVCL = 1k

Rise Time



 $\begin{array}{l} \text{V}_{\text{S}} = \pm 15 \text{V} \\ \text{R}_{\text{L}} \geq 10 \text{k} \Omega \\ \text{AVCL} = 1 \text{k} \end{array}$

Noise Test Circuit




FIGURE 1.

Typical Application




FIGURE 2. X1000 Bridge Amplifier

Applications Information

THEORY OF OPERATION

The LH0038 is a 3-stage, true instrumentation amplifier composed of a well matched transistor differential pair, Q1 and Q2, a common-mode loop amplifier, A2 and A3, and a differential to single ended amplifier, A4. A simplified schematic is shown in Figure 3.

Current source, IA, establishes a voltage across R14 of approximately 2V, which results in a 2V drop across R8 and R12. This constant voltage forces the first stage

current to be 20 μ A per side. The action of A2 and A3 is such that 20 μ A is maintained constant despite the presence of common-mode signals. The differential outputs of A2 and A3 are applied to differential amplifier, A4, which converts the signal to a single-ended output and provides a gain of 5. The total gain of the amplifier is, therefore, the fixed gain of 5 multiplied by the gain of the composite input stage.




FIGURE 3. LH0038 Simplified Schematic

The closed loop gain of the composite amplifier may be better understood by referring to Figure 3. The Q1-A2 loop may be viewed as differential amplifier with the inverting input at the base and non-inverting input at the emitter. Combining small signal AC and large signal DC analysis =

$$v1 = e1 \left(\frac{R17 + RE}{RE} \right) - e2 \left(\frac{R17}{RE} \right)$$

$$+ E_{CM} - V_{BE1} - I_{1}R17$$
(1)

By similar analysis:

$$v2 = e2 \left(\frac{R16 + R_E}{R_E} \right) - e1 \left(\frac{R16}{R_E} \right) + E_{CM} - V_{BE2} - I_2R16$$
 (2)

For $1_1 \equiv 1_2$, R17 \equiv R16, $V_{BE1} \equiv V_{BE2}$, subtracting equation (1) from (2) results in:

$$v2 - v1 = (e2 - e1) \left(\frac{R16 + R_E}{R_E} \right)$$

$$+ (e2 - e1) \left(\frac{R16}{R_E} \right)$$
(3)

(4)

The differential input voltage (v2 - v1) is amplified by the closed loop gain of A4:

$$eOUT = (AVCL4) (e2 - e1)$$
 (5)

where:

$$AVCL4 = \frac{R20}{R8}$$
$$= 5.00$$

$$A_{VCL} = 5\left(\frac{2R16}{R_E} + 1\right) \tag{6}$$

As an example, with all gain pins open, RE = 10.526 k Ω , and:

$$A_{VCL} = 5\left(\frac{(2)(100k)}{10.526k} + 1\right)$$
 (7)

= 100.0

All other closed loop gain configurations place a precision resistor in parallel with $R_E(R9+R10)$. For example, for a gain of 200, pin 6 is connected to pin 10 and the gain is predicted by:

$$A_{VCL} = 5.00 \left[\frac{(2) (100k)}{(10.526k) || (10.000k)} + 1 \right]$$
 (8)

$$= (5.00) (40) = 200$$

CLOSED LOOP GAIN CONSIDERATIONS USING INTERNAL RESISTORS

Table I summarizes the primary gain configurations available with the LH0038. Obviously, other gains are possible. Using the internally supplied resistors has the advantage that R16, R17, and RE all track thermally, minimizing the device's gain error as a function of temperature.

Gain adjustment by paralleling or series padding internally supplied resistors is generally discouraged since external resistors will generally not thermally track. It is recommended that the gain adjustment be done in a subsequent stage as shown in *Figure 4*.




FIGURE 4. Recommended Gain Adjust Circuit

TABLE I. LH0038 INTERNAL GAIN CONFIGURATIONS

OVERALL GAIN	FIRST STAGE GAIN	EFFECTIVE RE	
100	- 20	All Gain Pins Open	10.5260 kΩ
200	40	Pin 6 to Pin 10	5.1281 kΩ
400	80	Pin 6 to Pin 9, Pin 10 to Pin 5	2.5316 k Ω
500	100	Pin 6 to Pin 10, Pin 9 to Pin 5	2.0202 k Ω
1000	200	Pin 7 to Pin 10	1.0050 k Ω
2000	400	Pin 8 to Pin 10	0.5013 k Ω

GUARD DRIVE


The LH0038 is provided with a guard drive output, which will always be at the input common-mode voltage. The guard drive amplifier is short-circuit proof and is capable of driving several thousand pF without danger of latch-up or oscillation.

The guard drive tied to a shielded input cable will greatly reduce noise pick-up, and also improve AC CMRR by maintaining the shield at the common-mode voltage. Figure 5 illustrates the proper use of the guard drive.

The guard drive output is also connected to the case to provide electrostatic shielding to the system.

REMOTE OUTPUT SENSE

The feedback network of the LH0038 may be closed directly at the load in order to eliminate errors due to lead resistance. Also, a unity gain buffer; e.g. LH0002, may be included within the feedback loop to increase output current capability as shown in *Figure 7*.







FIGURE 6. Remote Sense Connection



OFFSET NULL

Offset of the LH0038 is trimmed by the factory to a very low value. The offset may be further trimmed using a 10 k Ω , 10 turn, 100 ppm/°C potentiometer as shown in Figure 8. However, a drift increase of 0.3 μ V/°C will be caused for each 100 μ V of offset adjusted. The recommended offset null is shown in Figure 4 and is accomplished in the following stage.

BIAS CURRENT CONSIDERATIONS

The LH0038 exhibits bias current of approximately 50 nA per side, and requires a path to ground or supply. The practical limitation to the maximum resistance between the inputs and ground is dictated by negative common-mode range as shown in *Figure 9*. For example, for $V_{CM} = -10V$, $R_{CM} \le 20 \text{ M}\Omega$.

The LH0038 input stage bias was optimized for minimum voltage noise so the input bias currents are higher than might otherwise be expected. Note, however, that the input currents are very well matched, resulting in an offset current value much lower than one might infer from the bias current. In order to take advantage of this low offset current, the source impedances at both inputs should be matched to minimize DC drift. Further, bias current is relatively constant with temperature (as opposed to an FET stage), so one can consider bias current compensation schemes such as shown in Figure 10. The danger with such techniques is that the offset current and noise contributed by the bias current compensator will dominate the system noise.




FIGURE 8. Offset Adjust Circuit (See also Figure 4)




FIGURE 9. Bias Current Return




FIGURE 10. Bias Current Compensation

SETTLING TIME

The LH0038 has been purposely over-compensated, and is therefore remarkably free from any undesirable transient response. Small signal settling time is governed by gain-bandwidth product; large signal settling time is dominated by slew rate.

Figure 11 shows an input voltage step of +10V to -10V applied, through a 1000 to 1 voltage divider, to the device configured for an inverting gain of 1000. The output of the device will therefore be equal to the negative of the input after the device is completely settled. By resistively subtracting the input before the divider from the device output, a pseudo summing node is generated. The voltage at this pseudo summing junction goes "off screen" on the photos, since in the first small time increment the input goes instantaneously to -10 mV and the output is still at +10V. About 130 μs after the input has gone negative, the output slews back in range and begins an exponential approach to the final value. Figure 12 is the same set-up for a -10V to +10V input pulse. Note that there is no overshoot in either case. The test circuit is shown in Figure 13.

HIGH FREQUENCY CMRR


The LH0038 resistor ratios are carefully trimmed for optimum CMRR at DC through 60 Hz. Inevitably, this rejection will degrade at higher frequencies due to separate effects: stray capacitance mismatch and slew rate limiting in the input stage. In most discrete instru-

mentation amplifier realizations, the stray capacitance mismatch dominates simply because the stray capacitances are relatively large (this can be trimmed out in a discrete amplifier). In a hybrid circuit such as the LH0038, stray capacitance is minimized, so the effects of mismatch are also minimized.

The response to a pulse or noise spike applied as a common-mode signal may be dominated by the slew characteristics of the input stage. Whenever the common-mode input slew rate exceeds 0.2 V/µs, the 2 input amplifiers will apply identical ramp signals to the final stage and cause its output to go to near 0V. Note that the amplifier is not really active under these conditions as normal mode signal variations will not be coupled to the output. Some time may be required for the amplifier to settle after a transient of this kind before the output can be considered representative of the input. Slew rate limiting will not normally be the limiting factor for sine wave common-mode signals as 0.2 V/µs corresponds to about 2 kHz (20 Vp-p).

POWER SUPPLY DECOUPLING

Although the LH0038 exhibits in excess of 120 dB PSRR at DC, the figure degrades to 100 dB at 120 Hz. It is recommended that both V^+ and V^- leads be bypassed with 1 μ F electrolytic in shunt with 0.01 μ F ceramic disc no further than 1 inch from the device.



 t_s , AV = 100, V_{1N} = -20V FIGURE 11. Settling Time





FIGURE 13. Settling Time Test Circuit



 t_s , $A_V = 100$, $V_{IN} = 20V$ FIGURE 12. Settling Time




FIGURE 14. Settling Time

Definition of Terms

Bandwidth: That frequency at which the voltage gain is reduced to 3 dB below the low frequency value.

Common-Mode Rejection Ratio, CMRR: The ratio of the input common-mode voltage range to the peak-topeak change in input offset voltage over this range.

Input Offset Voltage, VIOS: The voltage which must be applied to the inputs to force the outputs of the input stage to 0V. VIOS can be calculated by measuring VOS at closed loop gains of 100 and 2000 and using the following equation:

$$V_{IOS} = \frac{(V_{OS}) 2k - (V_{OS}) 100}{1900}$$

Where:

 $(V_{OS})2k$ = overall offset voltage for A_{VCL} = 2k. $(V_{OS})100$ = overall offset voltage for A_{VCL} = 100.

Gain Non-Linearity: The deviation of the gain from a straight line drawn through the end points expressed as a percent of full-scale (10V for operations on ±15V supply). Note that this is a more stringent specification than deviation from the best straight line and is double the number that would be specified if the percentage were based on a 20V (±10V) range.

Guard Voltage Error: The voltage difference between the guard drive output and the average of the 2 input voltages.

Input Bias Current, IB: The average of the 2 input currents.

Input Common-Mode Voltage Range, VINCM: The range of voltages on the input terminals for which the amplifier is operational. Note that the specifications are not guaranteed over the full common-mode voltage range unless specifically stated.

Input Offset Current, IOS: The difference in the currents into the 2 input terminals when the output is at zero.

Input Resistance: The ratio of the change in input voltage to the change in input current on either input with the other grounded.

Overall Offset Voltage, VOS: The output voltage when both inputs are connected to 0V. VOS is composed of input amplifier offset voltage effects, VIOS, and output amplifier effects, VOOS. It is given by:

Where:

AVCL = closed loop gain = 100 to 2k VIOS = input stage offset voltage

VOOS = output stage offset voltage

Output Offset Voltage, Voos: The output voltage when the outputs of the input stage are forced to 0V. Voos may be calculated by measuring Vos at closed loop gains of 100 and 2000 and using the following equation:

$$\frac{V_{OOS} = (20) (V_{OS}) 100 - (V_{OS}) 2k}{19}$$

Where:

(VOS) 100 = overall offset voltage for $A_{VCL} \approx 100$ (VOS) 2k \approx overall offset voltage for A_{VCL}

Output Voltage, V_{O} : The peak output voltage swing, referred to zero.

Offset Voltage Temperature Drift, $\Delta V_{IOS}/\Delta T$: The average drift rate of offset voltage for a thermal variation from room temperature to the indicated temperature extreme.

Power Supply Rejection Ratio, PSRR: The ratio of the change in input offset voltage to the change in power supply voltages producing it.

Settling Times, t_s: The time between the initiation of the input step function and the time when the output voltage has settled to within a specified error band of the final output voltage.

Slew Rate, S_r : The internally-limited rate of change in output voltage with a large-amplitude step function applied to the input.

Supply Current, $\pm I_S$: The current required from the power supply to operate the amplifier with no load and the output midway between the supplies.

Supply Voltage Range: The range of voltages on the supply terminals for which the device is operational. Note that the specifications are not guaranteed over the full supply voltage range unless specifically stated.

Transient Response, t_r: The closed-loop step-function response of the amplifier under small-signal conditions.

Unity Gain Bandwidth: The frequency range from DC to the frequency where the amplifier open loop gain rolls off to 1.

Closed Loop Gain, AVCL: The ratio of output voltage to input voltage under the stated conditions of source resistance (RS) and load resistance (RL).

Voltage Gain' Error: The deviation in percent between the ideal voltage gain and the value obtained when the device is configured for that gain.



Amplifiers

PREIMINARY

LH0084/LH0084C Digitally Programmable Gain Instrumentation Amplifier

General Description

The LH0084/LH0084C is a self-contained, high pseed, high accuracy, digitally programmable gain instrumentation amplifier. It consists of a FET input, variable gain voltage follower input stage followed by a differential output stage. The input stage is programmable to accurate gain steps of 1, 2, 5, or 10 controlled by the logic levels of a 2-bit TTL-compatible digital input word. For additional flexibility, the output stage is pin-strappable to fixed gains of 1, 4, or 10 for an overall gain range of 1 to 100.


Applications include increased dynamic range A-to-D converters, test systems, and post multiplexer amplifier for data acquisition systems where its short settling time speeds channel sampling.

The device exhibits high input impedance, low offset voltage, high CMRR and PSRR, high speed, and excellent gain accuracy and gain non-linearity.

The LH0084 is guaranteed for operation from -55°C to +125°C, whereas the LH0084C is guaranteed from -25°C to +85°C. Both devices are provided in a hermetically sealed 16-lead dual-in-line metal package.

Features

 Excellent gain accuracy and gain non-linearity 	0.002% typ
 Extremely low gain drift 	1 ppm/°C
■ High input impedance	10 Ω typ
 High CMRR and PSRR 	76 dB min
 TTL-compatible digital inputs 	
 High speed, settling to 0.1% 	5μs max





Amplifiers



LF152/LF252/LF352 FET Input Instrumentation Amplifier

general description

The LF152 series is the first monolithic JFET input instrumentation amplifier. The well-matched high voltage JFET input devices provide very high input impedance and extremely low bias currents, making the LF152 ideal in applications where high source impedances are encountered.

The LF152 very accurately amplifies a differential input signal and rejects common-mode signal and noise. It is not an op amp, but operates with an internal closed loop gain connection which allows good linearity with no external feedback. The LF152 eliminates the need for extremely precise resistor matching to obtain high common-mode rejection (CMR) and provides high input impedance as compared to the use of conventional op amps connected as a difference amplifier.

The LF152 utilizes internal differential current feedback eliminating the need for precision external feedback components. The amplifier gain can be easily adjusted from 1 to 1000 by changing the value of a single resistor. The transfer function for the LF152 is highly


accurate because it has a very low initial gain error and non-linearity. The bandwidth and slew rate are externally controlled and the sense input and device output are pinned out separately for added versatility.

features

- JFET inputs
- High input impedance $2 \times 10^{12}\Omega$ Low bias currents
- Low noise currents
 Low gain nonlinearity
 0.01 pA rms
 0.02%
- High common-mode rejection ratio 110 dB min (G = 100)
- Single resistor gain adjust
- External compensation for extended gain and frequency ranges
- Both input and output offset adjust capability to allow a change of gain without rezeroing
- Low supply current

1 mA

connection diagram



Order Number LF152D, LF252D or LF352D See NS Package D16C

simplified schematic





FIGURE 1

typical circuit



absolute maximum ratings

	LF152	LF252	LF352
Supply Voltage Differential Input Voltage Input Voltage Range Output Short Circuit Duration Power Dissipation and Thermal Resistance	±22V ±44V ±22V Continuous	±18V ±36V ±18V Continuous	±18V ±36V ±18V Continuous
(Note 1) Cavity DIP (D) P_D (25°C) θ_{jA} Maximum Junction Temperature Operating Temperature Range Storage Temperature Range Lead Temperature (Soldering, 60 seconds)	$\begin{array}{c} 900 \text{ mW} \\ 100^{\circ}\text{C/W} \\ +150^{\circ}\text{C} \\ -55^{\circ}\text{C} \leq \text{T}_{A} \leq +125^{\circ}\text{C} \\ -65^{\circ}\text{C} \leq \text{T}_{A} \leq +150^{\circ}\text{C} \\ 300^{\circ}\text{C} \end{array}$	900 mW 100° C/W $+110^{\circ}$ C -25° C \leq T _A \leq +85 $^{\circ}$ C -65° C \leq T _A \leq +150 $^{\circ}$ C 300 $^{\circ}$ C	900 mW 100°C/W +100°C 0°C ≤ TA ≤ +70°C -65°C ≤ TA ≤ +150°C 300°C

dc electrical characteristics (Notes 2 and 3)

				LF 152		LF252/LF352			UNITS
F	PARAMETER	CONDITIONS	MIN	TYP	MAX	MIN	TYP	MAX	UNITS
G _B	Gain Range	$R_C = 160\Omega$, $C_C = 0.002\mu$ F	1		1000	1		1000	
G.	Gain Equation	G = R _S /R _G			·			ļ	
GF	Error From Gain Equation	TA = 25 C, G = 1-100, RL = 10k		0.05	0.1		0.05	0.2	%
GNL	Gain Nonlinearity	TA = 25 C, G = 1-100, RL = 10k	1	0.02	0.05		0.02	0.1	%
ΔG ΔΤ	Gain Temperature Coefficient			3			3		ppm/°C
٧o	Output Voltage Range	R _L = 2k	±9			±9			٧
R _O	Output Resistance	TA = 25 C, G = 1		1.2			1.5		Ω
٧ıN	Input Voltage Range		•10	112		±10	±12		V
В	Input Bias Current	T _A = 25 C		3	20		3	40 3	p.A n.A
				3 0.5	20 10	1	0.2 0.5	3 20	n.A p.A
10	Input Offset Current	T _A = 25 C		0.3	2.0		0.05	0.6	n.A
R _{IN}	Input Resistance Differential Common-Mode	T _A = 25 C		2×10 ¹² 2×10 ¹²			2×10 ¹² 2×10 ¹²		2
C _{IN}	Input Capacitance Differential Common-Mode	T _A - 25 C		2.5 5.0		:	2.5 5.0		pf pf
CMRR	Common-Mode Rejection	G 1 1	75	85		65	80 100		d E
	(RTI) (Note 4)	G - 10	95 110	105 125		85 100	120		dE
		G = 1000	115	125		105	120		di
V _{1OS} ΔV _{1OS} ΔT ΔV _{1OS} ΔV _S	Input Offset Voltage Temperature Coefficient Supply Sensitivity	T _A = 25 C		8 10 100	15		15 10 200	30	m\ μV/° μV/\
V ₀₀ S ΔV ₀₀ S ΔV ₀ S	Output Offset Voltage Temperature Coefficient Supply Sensitivity	TA = 25 C		600 400	200		600 800	400	m\ μV/°(μV/
¹REF	Reference Current		1	15			20		μ.
RREF	Reference Input Resistance			500			250		M
Is	Supply Current	TA 25 C		0.7	2.2	1	1.2	2.2	m

ac electrical characteristics (Notes 2 and 3)

	PARAMETER	CONDITIONS	L	LF 152			LF252/LF352	!	
			MIN	TYP	MAX	MIN	TYP	MAX	UNIT
en	Noise Voltage (RTI) (Note 5)	TA: 25 C				†			
		0.1 Hz 10 Hz		1.3+670/G		l	1.3+670/G		μVρρ
		10 Hz 10 kHz	ļ	8 - 450/G			8 · 450 G		μVrms
¹n	Noise Current (RTI) (Note 5)	TA 25 C. 10 Hz 10 kHz		0.01			0.01		pArms
GBW	Small Signal Bandwidth	T _A - 25 C, 3 dB					901		parms
	,	G - 1				Į			
		G 10		140		[140	į	kH2
				50		ļ	50		kHz
	G 100		30			30		kHz	
	G 1000		7			1		kH2	
		TA = 25 C, =1% Flatness							
	·	G 1	Í	5			5	-	kH2
		G 10	ļ	4			.4	1	kHz
		G = 100		2			2		kHz
		G 1000		1.5			1.5		kHz
PBW	Full-Power Bandwidth			25			25		kHz
SR	Slew Rate			1	· ·			- 1	
t _s	Settling Time 0.1%	TA : 25 C		•			1	1	Vμs
	i	G - 1		15			15	- 1	
	,	G : 10	1	15			15	l	us
		G 100		40	i			1	μs
		G 1000		200			40	1	us
1-4- 1-7				200	- 1		200	- 1	μs

Note 1: The maximum power dissipation for these devices must be derated at elevated temperatures and is dictated by T_j MAX. θ_j A, and the ambient temperature, T_A . The maximum available power dissipation at any temperature is $P_D = (T_J \text{ MAX} - T_A)/\theta_j$ A or the 25°C $P_D \text{ MAX}$.


Note 2: These specifications apply for V_S = ±15V and over the absolute maximum operating temperature range $\{T_L \le T_A \le T_H\}$ unless otherwise noted. Parameters are specified for R_C = 160 Ω , C_C = 0.002 μ F, and a proper layout such as the PC board in *Figure 7*, which is laid out for Figure 2 and Figure 4.

Note 3: If V_{OOS} adjust is not used, pins 1, 2 and 16 MUST be shorted to V_{CC} .


Note 4: Referred to input (RTI), May be referred to output by subtracting gain in dB.


Note 5: Referred to input (RTI). May be referred to output by multiplying by gain G.


typical performance characteristics





typical performance characteristics (con't)




























TIME (100µs/DIV)






Large Signal Pulse Response


TĮME (20...s

TIME (20, S/DIV)

typical performance characteristics (con't)



TIME (20µs/DIV)




01 DATE OF THE OFFICE OF THE OFFICE OF THE OFFICE OF THE OFFICE O

Large Signal Pulse Response

(G = 1000)

TIME (100cs/DIV)



application hints

BASIC OPERATION

The LF152 is a monolithic JFET input differential current feedback instrumentation amplifier. The BIFET process used to fabricate the LF152 makes it possible to take advantage of JFETs throughout the design. In the simplified schematic of Figure 1, the differential input voltage is impressed across resistor RG via the input JFETs, while the difference between the sense and reference voltages is impressed across the resistor RS. The gain of the amplifier is determined by the ratio of resistor RS to resistor RG (G = RS/RG). (For clarity let's follow a signal through the amplifier:)

In Figure 1, let $R_G=R_S=1~M\Omega$, the (-) input be grounded, and the (+) input be 1V; the output should be 1V. The 1V signal applied developes $1\mu A$ through R_G from right to left and unbalances the current drive to the second stage amplifier. The additional current driven into the (+) input of the second stage amplifier causes the output to increase. As V_G increases, the sense input voltage increases and the left side of R_S also increases. When the sense input has risen 1V, $1\mu A$ will flow through R_S from left to right and, thus, subtract $1\mu A$ from 1_1 . An opposite action simultaneously occurs in 12 which brings the currents into the second stage and thus the system back into balance.

The LF152 series is designed to optimize key parameters in instrumentation amplifiers. The device has very high

common-mode rejection, low gain non-linearity, extremely low bias currents and very high input impedance.

INPUTS

The P-channel JFET input devices of the LF152 series provide very low bias currents and very high input impedances.

The maximum differential input voltage is independent of the supply voltages, however, neither of the input voltages should be allowed to exceed the negative supply, as this will cause large currents to flow, which can result in a destroyed unit.

Exceeding the negative voltage range on either input will cause a reversal of phase to the output and force the amplifier output to the corresponding high or low state. Exceeding the negative input voltage range on both inputs will force the amplifier output to a high state. Exceeding the positive input voltage range on a single input will not change the phase of the output; however, gain linearity will degrade. If both inputs exceed the positive input voltage range, the output of the amplifier will be forced to a high state.

The common-mode slew rate of the inputs should be limited to $5V/\mu s$ to insure low input bias currents.

application hints (con't)

USING THE SENSE, REFERENCE, AND OUTPUT PINS

The sense input and the output of the device are pinned out separately to allow increased flexibility in system designs (see applications). The reference input allows biasing of the output voltage, from +10V to -10V. The ac input resistance of both the sense and reference inputs is unusually high because their input currents are forced to be constant with voltage (typically $20\mu A$).

The maximum linear output swing is determined by the magnitude of resistor RS:

VOMAX = 10μA (Rs)

If the output of the amplifier is to be abruptly changed more than 6V, a PNP transistor should be connected, as shown in Figure 3, to prevent the slew rate of the oftput from exceeding the slew rate of the sense stage. If this precaution is not taken, the base-emitter junction of the input transistor in the sense stage will transiently break down and its β will degrade, resulting in a permanent negative shift in output offset voltage.




FIGURE 3. Large Signal Transient Suppression

OFFSET VOLTAGE

Because of the two stage design of the instrumentation amplifier, there are two independent contributors to offset voltage (VOS). The output offset (VOOS) is

independent of gain while the input offset (ViOS) is multiplied by the gain of the amplifier to the output.

The output offset of the LF152 can be adjusted as shown in Figure 2. In addition, the LF152 features input offset adjust which is not common to monolithic instrumentation amplifiers and is normally available only on expensive modules. The simple adjust scheme shown in Figure 5 has only a slight increase in non-linearity compared to that of Figure 4 and is recommended for most applications. Nulling both input and output offset makes the overall offset zero, independent of gain.

The output offset is affected by adjustment of the input offset. For every mV of input offset adjust, the output offset will change by approximately 32 mV. Adjustment of the output offset has no effect on the input offset, so it should always be done last.

Offset adjustment changes the temperature coefficient of the VOS drift. The typical input offset drift of the unadjusted device is $-10\mu V/^{\circ}C.$ If the input offset is adjusted, the VIOS drift increases by approximately

$$V_{1OS}$$
 drift $\approx -10\mu V/^{\circ}C + 2\mu V/^{\circ}C/(mV \text{ of adjustment})$

The V_{OOS} drift will be improved by output offset adjust because the magnitudes of the current sources adjusted become less sensitive to V_{OE} variations. If V_{OOS} adjust is not used, pins 1, 2 and 16 must be shorted to the positive supply for circuit operation.

OFFSET VOLTAGE ADJUSTMENT PROCEDURE

For gains less than 100, only output offset adjustment is needed. For gains greater than 100, input offset adjust is usually necessary since the input offset voltage amplified to the output may be out of the range of the output offset adjust. Input offset adjust is also needed if zero overall offset is desired while varying the amplifier gain.




FIGURE 4. Input Offset Adjust




FIGURE 5. Simple Input Offset Adjust

application hints (con't)

To adjust the input offset, the following procedure should be used:

The effective input offset voltage appears directly across RG when both inputs are connected to ground, and can be measured by a voltmeter referenced to ground. This offset error across RG can be zeroed by the input offset adjustment circuit shown in Figure 4 or 5. The remaining error at the output is strictly due to the output offset voltage which can then be nulled out with the circuit shown in Figure 2. The amplifier is now offset nulled independent of gain.

COMPENSATION

The variable bandwidth and slew rate of the LF152 are controlled by an RC network between the compensation pins of the amplifier as shown in *Figure 2*. R_C and C_C may be varied for optimum operating characteristics in a particular application.

Layout of accompanying circuitry may influence the value of this RC network. The lead lengths to resistors

RS and RG should be minimized and the capacitance from these nodes should also be minimized for optimum frequency response. If RC = 160 Ω and CC = 0.002 μ F in the printed circuit board of Figure 7, the amplifier will be compensated for all gains from 1 to 1000. Gains from 0.1 to 10,000 may be obtained with different compensation.

GAIN ERROR AND NONLINEARITY

Gain error of the LF152 is the error between the average slope of the transfer function compared to the slope of RS/RG. In the LF152, the small gain error is essentially constant with gain and may be nulled out by trimming RS.

Of the existing monolithic instrumentation amplifiers, the LF152 is among the lowest in gain nonlinearity error. Gain nonlinearity is the curvature of the transfer function from the theoretically perfect function as shown in Figure 6.




FIGURE 6. Gain Error and Nonlinearity






FIGURE 7. PC Layout (Bottom View)

detailed schematic




typical applications

Automatic V_{IOS} Adjust (G ≥ 100)



Minimum pulse width to drive V_O to zero is $400\mu s$.

General Purpose Instrumentation Amplifier




$$V_O = (V_a - V_b) \frac{R_S}{R_G} + V_{REF}$$

For
$$\frac{Rs}{Rc} = 1$$


$$V_0 = V_a + V_{REF} - V_b$$
TO SOURCE OR SINK $\leq 5 \text{ mA}$

Isolated Sensor



typical applications (con't)


Automatic V_{OOS} Adjust (For $G \leq 100$)




Minimum pulse width to drive V_{O} to zero is 450 $\mu\mathrm{s}$

NC = Normally Closed NO = Normatly Open

AC Active Guard Drive




Typical Circuit with Full Offset Adjust




Active Guard Drive

Output Current Boost




(This circuit reduces the degradation of CMRR caused by the capacitance of shielded cable.)



 1 O SOURCE OR SINK ≤ 95 mA

typical applications (con't)

Temperature Control Circuit




Under Balanced conditions, VSENSE - VREF appears across RS, Va - Vb appears across RG and IRG $^{\rm e}$ IRS.

$$\frac{V_a - V_b}{R_G} = \frac{V_{SENSE}}{R_S} \text{ or } V_a - V_b = V_{SENSE} \frac{R_G}{R_S}$$

VSENSE is fixed by the temperature control resistor and R_G/R_S is constant. The LF152 is used as a comparator with a feedback loop closed through the heater and the temperature dependent resistor. If $V_a-V_b \geq VSENSE\ R_G/R_S$. The output goes high turning "ON" the heater. If $V_a-V_b \leq VSENSE\ R_G/R_S$. The output goes low turning "OFF" the heater.

Alternate Input Offset (VIOS) Adjust Scheme



definition of terms

- G Closed loop gain. $G = R_S/R_G$
- GE Gain error. A rotational error of the transfer function about the origin.
- G_{NL} Gain nonlinearity. Curvature of the transfer
- Vos Offset voltage. Voltage offset of the transfer function at the origin Vos = VIOS(G) + VOOS



Section 4

Sample & Hold Amplifiers



Section 4. Sample & Hold Amplifiers

Each of these circuits includes input and output buffer amplifiers and analog switches for a complete sample and hold function.

		*			Part N	lumber	
Features	Accuracy (Max)	Drift Rate (T _A = 25°C)	Acquisition Time	Aperture Time	-55°C to 125°C	-25°C to 85°C	Page Number
Monolithic	±0.02%	30 mV/s (Note 1)	4 μs (Note 1) 20 μs (Note 2)	25 ns	LF198	LF298	4-18
Low Drift	±0.01% ±0.02%	2 mV/s (Note 2)	50 μs (Note 2)	150 ns	LH0023G	LH0023CG	4-4
Medium Speed	±0.1% ±0.3%	25 mV/s (Note 1)	10 µs (Note 1)	20 ns	LH0043G	LH0043CG	4-4
High Speed	±0.2% ±0.3%	30 mV/s (Note 1)	5μs (Note 1)	25 ns	LH0053G	LH0053CG	4-12

Note 1: $C_S = 1000 \, pF$. Note 2: $C_S = 0.01 \, \mu F$.



Sample and **Hold Amplifiers**

LH0023/LH0023C, LH0043/LH0043C Sample and Hold Circuits

general description

The LH0023/LH0023C and LH0043/LH0043C are complete sample and hold circuits including input buffer amplifier, FET output amplifier, analog signal sampling gate, TTL compatible logic circuitry and level shifting. They are designed to operate from standard ±15V DC supplies, but provision is made on the LH0023/LH0023C for connection of a separate +5V logic supply in minimum noise applications. The principal difference between the LH0023/LH0023C and the LH0043/LH0043C is a 10:1 trade-off in performance on sample accuracy vs sample acquisition time. Devices are pin compatible except that TTL logic is inverted between the two types.

The LH0023/LH0023C and LH0043/LH0043C are ideally suited for a wide variety of sample and hold applications including data acquisition, analog to digital conversion, synchronous demodulation, and automatic test setup. They offer significant cost and size reduction over equivalent module or discrete designs. Each device is available in a hermetic TO-8 package and are completely specified over both full military and instrument temperature ranges.

The LH0023 and LH0043 are specified for operation over the -55°C to +125°C military temperature range. The LH0023C and LH0043C are specified for operation over the -25°C to +85°C temperature range.

features

LH0023/LH0023C


- Sample accuracy 0.01% max
- Hold drift rate-0.5 mV/sec typ
- Sample acquisition time-100 µs max for 20V
- Aperture time-150 ns typ
- Wide analog range-±10V min
- Logic input-TTL/DTL
- Offset adjustable to zero with single 10k pot
- Output short circuit proof

features

LH0043/LH0043C


- Sample acquisition time-15 µs max for 20V 4 μs typ for 5V
- Aperture time-20 nS typ
- Hold drift rate-1 mV/sec typ
- Sample accuracy-0.1% max Wide analog range-±10V min
- Logic input-TTL/DTL
- Offset adjustable to zero with single 10k pot
- Output short circuit proof


block and connection diagrams




*Tie for operation with V⁺ = 15V only

Order Number LH0023G or LH0023CG or LH0043G or LH0043CG See Package H12B







absolute maximum ratings

Supply Voltage (V⁺ and V⁻) ±20V Logic Supply Voltage (V_{CC}) LH0023, LH0023C Logic Input Voltage (V_6) +7.0V +5.5V Analog Input Voltage (V_s) ±15V Power Dissipation See graph **Output Short Circuit Duration** Continuous Operating Temperature Range LH0023, LH0043 -55°C to +125°C LH0023C, LH0043C -25°C to +85°C Storage Temperature Range -65°C to +150°C Lead Soldering (10 sec) 300°C

electrical characteristics LH0023/LH0023C (Note 1)

				LIP	VITS			1
PARAMETER	CONDITIONS		LH0023			LH0023C		UNITS
		MIN	TYP	MAX	MIN	TYP	MAX	ļ
Sample (Logic "1") Input Voltage	V _{CC} = 4.5V	2.0			2.0			V
Sample (Logic "1") Input Current	$V_6 = 2.4V, V_{CC} = 5.5V$,	5.0			5.0	μΑ
Hold (Logic "0") Input Voltage	V _{CC} = 4.5V			0.8			0.8	V
Hold (Logic "0") Input Current	$V_6 = 0.4V, V_{CC} = 5.5V$			0.5			0.5	mA
Analog Input Voltage Range		±10	±11		±10	±11		V
Supply Current - I ₁₀	$V_5 = 0V, V_6 = 2V, V_{11} = 0V$		4.5	6		4.5	6	mA
Supply Current - I ₁₂	$V_5 = 0V, V_6 = 0.4V, V_{11} = 0V$		4.5	6		4.5	6	mA
Supply Current - I ₈	$V_8 = 5.0V, V_5 = 0$		1.0	1.6		1.0	1.6	mA
Sample Accuracy	$V_{OUT} = \pm 10V$ (Full Scale)		0.002	0.01	ŀ	0.002	0.02	%
DC Input Resistance	Sample Mode Hold Mode	500 20	1000 25		300 20	1000 25		kΩ kΩ
Input Current - I ₅	Sample Mode		0.2	1.0		0.3	1.5	μΑ
Input Capacitance			3.0			3.0		pF
Leakage Current — pin 1	$V_5 = \pm 10V; V_{11} = \pm 10V,$ $T_A = 25^{\circ}C$ $V_5 = \pm 10V; V_{11} = \pm 10V$		10.0	200		20.0	500 2	pΑ
Drift Rate	$V_{OUT} = \pm 5V, C_{S} = 0.01 \mu\text{F},$ $T_{\Delta} = 25^{\circ}\text{C}$		0.5	2.5		0.5	2	nA mV/s
Drift Rate	$V_{OUT} = \pm 10V$, $C_S = 0.01 \mu\text{F}$, $T_A = 25^{\circ}\text{C}$		1.0	20		2.0	50	mV/s
Drift Rate	V _{OUT} = ±10V, C _S = 0.01 μF			0.25			0.2	mV/ms
Aperture Time	-		150			150		ns
Sample Acquisition Time	ΔV _{OUT} = 20V, C _S = 0.01 μF		50	100		50	100	μs
Output Amplifier Slew Rate		1.5	3.0		1.5	3.0		V/μs
Output Offset Voltage (without null)	$R_{S} \le 10k$, $V_{5} = 0V$, $V_{6} = 0V$			±20			±20	mV
Analog Voltage	R _L ≥ 1k, T _A = 25°C	±10	±11		±10	±11		٧
Output Range	R _L ≥ 2k	±10	±12		±10	±12		v


Note 1: Unless otherwise noted, these specifications apply for $V^+ = +15V$, $V_{CC} = +5V$, $V^- = -15V$, pin 9 grounded, a $0.01\mu F$ capacitor connected between pin 1 and ground over the temperature range $-55^{\circ}C$ to $+125^{\circ}C$ for the LH0023C. All typical values are for $T_{A} = 25^{\circ}C$.

electrical characteristics LH0043/LH0043C: (Note 2)


PARAMETER	CONDITIONS	LIMITS						1
		LH0043			LH0043C			UNITS
		MIN	TYP	MAX	MIN	TYP	MAX	UNITS
Hold (Logic "1") Input Voltage		2.0			2.0			V
Hold (Logic "1")	V ₆ = 2.4V			5.0			5.0	μΑ
Sample (Logic "0") Input Voltage				0.8	ļ		0.8	\ \
Sample (Logic "0") Input Current	V ₆ = 0.4V			1.5			1.5	mA
Analog Input Voltage Range	·	±10	±11		±10	± 1.1		V
Supply Current	$V_5 = 0V$, $V_6 = 2V$, $V_{11} = 0V$ $V_5 = 0V$, $V_6 = 0.4V$, $V_{11} = 0V$		20 14	22 18		20 14	22 18	mA mA
Sample Accuracy	V _{OUT} = ±10V (Full Scale)		0.02	0.1		0.02	0.3	%
DC Input Resistance	T _C = 25°C	1010	10 ¹²		1010	10 ¹²		Ω
Input Current - I ₅			1.0	5.0		2.0	10.0	n A
Input Capacitance			1.5			1.5	ŀ	рF
Leakage Current – pin 1	V ₅ = ±10V; V ₁₁ = ±10, T _C = 25°C		10	25		20	50	pΑ
	V ₅ - ±10V; V ₁₁ - ±10V		10	25		2	5	nA
Drift Rate	$V_{OUT} = \pm 10V, C_S = 0.001 \mu F,$ $T_C = 25^{\circ}C$		10	25		20	50	mV/s
Drift Rate	V _{OUT} = +10V, C _S = 0.001 μF		10	25	i i	2	5	mV/ms
Drift Rate	$V_{OUT} = \pm 10V$, $C_{S} = 0.01 \mu\text{F}$, $T_{C} = 25^{\circ}\text{C}$		1	2.5		2	5	mV/s
Drift Rate	V_{OUT} ±10V, C_S + 0.01 μ F		1	2.5		0.2	0.5	mV/ms
Aperture Time		İ	20	60		20	60	ns
Sample Acquisition Time	ΔV_{OUT} = 20V, C_{S} = 0.001 μF ΔV_{OUT} = 20V, C_{S} = 0.01 μF ΔV_{OUT} = 5V, C_{S} = 0.001 μF	-	10 30 4	15 50		10 30 4	15 50	μs μs μs
Output Amplifier Slew Rate	$V_{OUT} = 5V, C_{S} = 0.001 \mu F$	1.5	3.0		1.5	3.0		V/µs
Output Offset Voltage (without null)	$R_{S} \le 10k$, $V_{5} - 0V$, $V_{6} = 0V$			±40			±40	mV
Analog Voltage Output Range	$R_L \ge 1k$, $T_A = 25^{\circ}C$ $R_L \ge 2k$	±10 ±10	±11 ±12		±10 ±10	±11 ±12		V


Note 2: Unless otherwise noted, these specifications apply for V^+ = +15V, V^- = -15V, pin 9 grounded, a 5000 pF capacitor connected between pin 1 and ground over the temperature range -55°C to +125°C for the LH0043, and -25°C to +85°C for the LH0043C. All typical values are for $T_C = 25$ °C.


typical performance characteristics





typical performance characteristics (con't)



















typical applications




How to Build a Sample and Hold Module

typical applications (con't)




Forcing Function Setup for Automatic Test Gear





*See op amp selection guide for details. Most popular types include LH0052, LM108, LM112, LH0044, LH0036, and LH0038.

Data Acquisition System



Single Pulse Sampler





applications information

1.0 Drift Error Minimization

In order to minimize drift error, care in selection of C_S and layout of the printed circuit board is required. The capacitor should be of high quality Teflon, polycarbonate, or polystyrene construction. Board cleanliness and layout are critical particularly at elevated temperatures. See AN-63 for detailed recommendations. A guard conductor connected to the output surrounding the storage node (pin 1) will be helpful in meeting severe environmental conditions which would otherwise cause leakage across the printed circuit board.

2.0 Capacitor Selection

The size of the capacitor is dictated by the required drift rate and acquisition time. The drift is determined by the leakage current at pin 1 and may be calculated by $\frac{dV}{dt} = \frac{I_L}{C_S}$, where I_L is the total leakage current at pin 1 of the device, and C_S is the value of the storage capacitor.

2.1 Capacitor Selection - LH0023

At room temperature leakage current for the LH0023 is approximately 100 pA. A drift rate of 10 mV/sec would require a $0.01 \, \mu$ F capacitor.

For values of C_S up to 0.01 μ F the acquisition time is limited by the slew rate of the input buffer amplifier, A1, typically 0.5 V/ μ s. Beyond this point, current availability to charge C_S also enters the picture. The acquisition time is given by:

$$t_A \cong \sqrt{\frac{2\Delta e_0 RC_S}{0.5 \times 10^6}} = 2 \times 10^{-3} \sqrt{\Delta e_0 RC_S}$$

where: R = the internal resistance in series with CS

 Δe_0 = change in voltage sampled

An average value for R is approximately 600 ohms. The expression for $t_{\mbox{\scriptsize A}}$ reduces to:

$$t_A \cong \frac{\sqrt{\Delta e_O C_S}}{20}$$

For a -10V to +10V change and C_S = .05 μ F, acquisition time is typically 50 μ s.

2.2 Capacitor Selection-LH0043

At 25°C case temperature, the leakage current for the LH0043G is approximately 10 pA, so a drift rate of 5 mV/s would require a capacitor of $C_S = 10 \cdot 10^{-12}/5 \cdot 10^{-3} = 2000$ pF or larger.

For values of C_S below about 5000 pF, the acquisition time of the LH0043G will be limited by the slew rate of the output amplifier (the signal will be acquired, in the sense that the voltage

will be stored on the capacitor, in much less time as dictated by the slew rate and current capacity of the input amplifier, but it will not be available at the output). For larger values of storage capacitance, the limitation is the current sinking capability of the input amplifier, typically 10 mA. With $C_S = 0.01 \, \mu\text{F}$, the slew rate can be estimated by $\frac{10 \cdot 10^{-3}}{\text{ct}} = \frac{10 \cdot 10^{-3}}{0.01 \cdot 10^{-6}} = 1 \, \text{V}/\mu\text{s}$ or a slewing time for a 5 volt signal change of $5\mu\text{s}$.

3.0 Offset Null

Provision is made to null both the LH0023 and LH0043 by use of a 10k pot between pins 3 and 4. Offset null should be accomplished in the sample mode at one half the input voltage range for minimum average error.

4.0 Switching Spike Minimization-LH0043

A capacitive divider is formed by the storage capacitor and the capacitance of the internal FET switch which causes a small error current to be injected into the storage capacitor at the termination of the sample interval. This can be considered a negative DC offset and nulled out as described in (3.0), or the transient may be nulled by coupling an equal but opposite signal to the storage capacitor. This may be accomplished by connecting a capacitor of about 30 pF (or a trimmer) between the logic input (pin 6) and the storage capacitor (pin 1). Note that this capacitor must be chosen as carefully as the storage capacitor itself with respect to leakage. The LH0023 has switch spike minimization circuitry built into the device.

5.0 Elimination of the 5V Logic Supply-LH0023

The 5V logic supply may be eliminated by shorting pin 7 to pin 8 which connects a 10k dropping resistor between the +15V and V_C . Decoupling pin 8 to ground through $0.1\,\mu F$ disc capacitor is recommended in order to minimize transients in the output.

6.0 Heat Sinking

The LH0023 and LH0043G may be operated without damage throughout the military temperature range of -55 to +125°C (-25 to +85°C for the LH0023CG and LH0043CG) with no explicit heat sink, however power dissipation will cause the internal temperature to rise above ambient. A simple clip-on heat sink such as Wakefield #215-1.9 or equivalent will reduce the internal temperature about 20°C thereby cutting the leakage current and drift rate by one fourth at max. ambient. There is no internal electrical connection to the case, so it may be mounted directly to a grounded heat sink.

7.0 Theory of Operation-LH0023


The LH0023/LH0023C is comprised of input buffer amplifier, A1, analog switches, S1 and S2, a

applications information (con't)

TTL to MOS level translator, and output buffer amplifier, A2. In the "sample" mode, the logic input is raised to logic "1" ($V_6 \leq 2.0V$) which closes S1 and opens S2. Storage capacitor, C_5 , is charged to the input voltage through S1 and the output slews to the input voltage. In the "hold" mode, the logic input is lowered to logic "0" ($V_6 \leq 0.8V$) opening S1 and closing S2. C_8 retains the sample voltage which is applied to the output via A2. Since S1 is open, the input signal is overridden, and leakage across the MOS switch is therefore minimized. With S1 open, drift is primarily determined by input bias current of A2, typically 100 pA at 25°C.

7.1 Theory of Operation-LH0043

The LH0043/LH0043C is comprised of input buffer amplifier A1, FET switch S1 operated by a TTL compatible level translator, and output buffer amplifier A2. To enter the "sample" mode, the logic input is taken to the TTL logic "0" state $(V_6=0.8V)$ which commands the switch S1



closed and allows A1 to make the storage capacitor voltage equal to the analog input voltage. In the "hold" mode ($V_6 = 2.0V$), S1 is opened isolating the storage capacitor from the input and leaving it charged to a voltage equal to the last analog input voltage before entering the hold mode. The storage capacitor voltage is brought to the output by low leakage amplifier A2.

8.0 Definitions

- V₅: The voltage at pin 5, e.g., the analog input voltage.
- V₆: The voltage at pin 6, e.g., the logic control input signal.
- V₁₁: The voltage at pin 11, e.g., the output signal.
- TA: The temperature of the ambient air.
- T_C: The temperature of the device case at the center of the bottom of the header.

Acquisition Time:

The time required for the output (pin 11) to settle within the rated accuracy after a specified input change is applied to the input (pin 5) with the logic input (pin 6) in the low state.

Aperture Time:

The time indeterminacy when switching from sample mode to hold including the delay from the time the mode control signal (pin 6) passes through its threshold (1.4 volts) to the time the circuit actually enters the hold mode.

Output Offset Voltage:

The voltage at the output terminal (pin 11) with the analog input (pin 5) at ground and logic input (pin 6) in the "sample" mode. This will always be adjustable to zero using a 10k pot between pins 3 and 4 with the wiper arm returned to V^- .



Sample and Hold Amplifiers

LH0053/LH0053C High Speed Sample and Hold Amplifier

general description

The LH0053/LH0053C is a high speed sample and hold circuit capable of acquiring a 20V step signal in under 5.0µs.


The device is ideally suited for a variety of high speed data acquisition applications including analog buffer memories for A to D conversion and synchronous demodulation.

An auxiliary switch within the device extends its usefulness in applications such as preset integrators.


features

- Sample acquisition time 10 μs max for 20V signal
- FET switch for preset or reset function
- Sample accuracy null
- Offset adjust to 0V
- DTL/TTL compatible FET gate
- Single storage capacitor

schematic and connection diagrams




Metal Can Package



Order Number LH0053G or LH0053CG See Package H12B

ac test circuit



Acquisition Time Test Circuit

absolute maximum ratings

Supply Voltage (V^+ and V^-)	±18V
Gate Input Voltage (V ₆ and V ₇)	±20V
Analog Input Voltage (V ₄)	±15V
Input Current (Ig and Is)	±10 mA
Power Dissipation	1.5W
Output Short Circuit Duration	Continuous
Operating Temperature Range	
LH0053	-55°C to +125°C
LH0053C	-25°C to +85°C
Storage Temperature Range	-65°C to +150°C
Lead Temperature (Soldering, 10 seconds)	300°C


electrical characteristics (Note 1)


	, • • • • • • • • • • • • • • • • • • •	LIMITS						·	
PARAMETER	CONDITIONS		LH0053		LH0053C			UNITS	
		MIN	TYP	MAX	MIN	TYP	MAX		
Sample (Gate "0") Input Voltage		-		0.5			0.5	V	
Sample (Gate "0") Input Current	V ₆ = 0.5V, T _A = 25°C V ₆ = 0.5			5.0 100			-5.0 -100	μA μA	
Hold (Gate "1") Input Voltage	· .	4.5			4.5			٧	
Hold (Gate "1") Input Current	V ₆ = 4.5V, T _A = 25°C V ₆ = 4.5V			1.0 1.0			1.0 1.0	nA μA	
Analog Input Voltage Range		±10	±11		±10	±11"		٧	
Supply Current	$V_4 = 0V$ $V_6 = 0.5V$. 13	18		13	18	mA.	
Input Bias Current	V ₄ = 0V, T _A = 25°C		120	250	·	150	500	nΑ	
Input Resistance		9.0	10	11	9.0	10	11	kΩ	
Analog Output Voltage Range	R _L = 2.0k	±10	±12		±10	±12		V.	
Output Offset Voltage	$V_4 = 0V$, $V_6 = 0.5V$, $T_A = 25^{\circ}C$ $V_4 = 0V$, $V_6 = 0.5V$		5.0	7.0 10		5.0	10 15	mV mV	
Sample Accuracy (Note 2)	$V_4 = \pm 10V$, $V_6 = 0.5V$, $T_A = 25^{\circ}C$		0.1	0.2		0.1	0.3	* %	
Aperture Time	$\Delta V_6 = 4.5 V, T_A = 25^{\circ} C$		10	25	Ì	10	25	ns	
Sample Acquisition Time	$V_4 = \pm 10V$, $T_A = 25^{\circ}C$, $C_F = 1000 \text{ pF}$, $V_8 = 0 \text{ V}$		5.0	10		8.0	15	μs	
Sample Acquisition Time	$V_4 = \pm 10V$, $T_A = 25^{\circ}C$, $C_F = 100 \text{ pF}$, $V_6 = 0V$		4.0			4.0		μs	
Output Slew Rate	$\Delta V_{IN} = \pm 10V$, $T_A = 25^{\circ}C$, $C_F = 100 pF$, $V_6 = 0V$		20			20		V/µs	
Large Signal Bandwidth	$V_4 = \pm 10V$, $T_A = 25^{\circ}C$, $C_F = 1000 \text{ pF}$		200			200		kHz	
Leakage Current (Pin 5)	$V_4 = \pm 10V, T_A = 25^{\circ}C,$ $V_4 = \pm 10V$		6.0	30 30		10	50 3.0	pA nA	
Drift Rate	$V_4 = \pm 10V, T_A = 25^{\circ}C,$ $C_F = 1000 \text{ pF}$		6.0	30		10	50	mV/s	
Drift Rate	V ₄ = ±10V, C _F = 1000 pF			30			3.0	V/s	
Q2 Switch ON Resistance	V ₇ = 0.5V, I ₈ = 1.0 mA, T _A = 25°C		100	300		100	300	Ω	


Note 1: Unless otherwise noted, these specifications apply for $V_S = \pm 15V$, pin 9 grounded, a 1000 pF capacitor between pin 5 and pin 11, pin 3 shorted to pin 11, over the temperature range $-55^{\circ}C$ to $+125^{\circ}C$ for the LH0053 and $-25^{\circ}C$ to $+85^{\circ}C$ for the LH0053C. All typical values are for $T_A = 25^{\circ}C$.


Note 2: Sample accuracy may be nulled by inserting a potentiometer in the feedback loop. This compensates for source impedance and feedback resistor tolerances.


typical performance characteristics

























typical applications




Increasing Output Drive Capability

typical applications (con't)



Sample and Hold with Reset



Preset Integrator

applications information

SOURCE IMPEDANCE COMPENSATION

The gain accuracy (linearity) of the LH0053/LH0053C is set by two internal precision resistors. Circuit applications in which the source impedance is non-zero will result in a closed loop gain error, e.g. if $R_{\rm S}=10\Omega,$ a gain error of 0.1% results. Figure 1 and 2 show methods for accommodating non-zero source impedance.

DRIFT ERROR MINIMIZATION

In order to minimize drift error, care in selection $C_{\rm F}$ and layout of the printed circuit board is required. The capacitor should be of high quality teflon, polycarbonate or polystyrene construction. Board layout and clean lines are critical particularly at elevated temperature.

A ground guard (shield) surrounding pin 5 will minimize leakage currents to and from the summing junction, arising from extraneous signals. See AN-63 for detailed recommendations.

CAPACITOR SELECTION

The size of the capacitor is determined by the required drift rate usually at the expense of acquisition time.

The drift is dictated by leakage current at pin 5 and is given by:

$$\frac{dv}{dt} = \frac{I_L}{C_E}$$

Where I_L is the leakage current at pin 5 and C_F is the value of the capacitance. The room temperature leakage of the LH0053 is typical 6.0 pA, and a 1000 pF capacitor will yield a drift rate of 6.0 mV per second.

For values of C_F below 1000 pF acquisition for the LH0053 is primarily governed by the slew rate of the input amplifier (20 $V/\mu s$) and the setting time of output amplifier (\cong 1.0 μs). For values above C_F = 1000 pF, acquisition time is given by:

$$t_a = \frac{C_F \Delta V}{I_{DSS}} + t_{S2}$$

Where:

CF = The value of the capacitor

 ΔV = The magnitude of the input step; e. g. 20V

I_{DSS} = The ON current of switch Q1 ≅ 5.0 mA

 t_{S2} = The setting time of output amplifier $\approx 1.0 \mu s$

applications information (con't)




FIGURE 1. Non-Zero Source Impedance Compensation




FIGURE 2. Non-Zero Source Impedance Buffering

GATE INPUT CONSIDERATIONS

5.0V TTL Applications

The LH0053 Gate inputs Gate 1 (pin 6) and Gate 2 (pin 7) will interface directly with 5.0V TTL. However, TTL gates typically pull up to 2.5V in the logic "1" state. It is therefore advisable to use a 10k pull-up resistor between the 5.0V, $V_{\rm CC}$, and the output of the gate as shown in Figure 3.

To obtain the highest speed and fastest acquisition time, the gate drive shown in Figure 6 is reccommended.




FIGURE 3, TTL Logic Compatibility

CMOS Applications

The LH0053 gate inputs may be interfaced directly with 74C, CMOS operating off of $V_{\rm CC}$'s from 5.0V to 15V. However transient currents of several milliamps can flow on the rising and falling edges of the input signal. It is, therefore, advisable to parallel the outputs of two 54C/74C gates as shown in Figure 4.

It should be noted that leakage at pin 5 in the hold mode will be increased by a factor of 2 to 3 when operating into 15V logic levels.

Unused Switch, Q2

In applications when switch $\Omega 2$ is not used the logic input (pin 7) should be returned to +5.0V (or +15V for HTL applications) through a $10k\Omega$ resistor. Analog Input, preset (pin 8) should be grounded.




FIGURE 4. CMOS Logic Compatibility

HEAT SINKING

The LH0053 may be operated over the military temperature range, -55°C to +125°C, without incurring damage to the device. However, a clip on heat sink such as the Wakefield 215 Series or Thermolloy 2240 will reduce the internal temperature rise by about 20°C. The result is a two-fold improvement in drift rate at temperature.

applications information (con't)

Since the case of the device is electrically isolated from the circuit, the LH0053 may be mounted directly to a grounded heat sink.

POWER SUPPLY DECOUPLING

Amplifiers A1 and A2 within the LH0053 are very wide band devices and are sensitive to power supply inductance. It is advisable to by-pase V^+ (pin 12) and V^- (pin 10) to ground with $0.1\mu F$ disc

capacitors in order to prevent oscillation. Should this procedure prove inadequate, the disc capacitors should be paralled with 4.7µF solid tantalum electrolytic capacitors.

DC OFFSET ADJUST

Output offset error may be adjusted to zero using the circuit shown in Figure 5. Offset null should be accomplished in the sample mode ($V_6 \leq 0.5V$) and analog input (pin 4) equal to zero volts.




FIGURE 5, Offset Null Circuit




FIGURE 6. High Speed Gate Drive Circuit

definition of terms

Voltage, V_4 : The voltage at pin 4, i.e., the analog input voltage.

Voltage, **V₆**: The voltage at pin 6, i.e., the logic control signal. A logic "1" input, $V_6 \leq 4.5V$, places the LH0053 in the HOLD mode; a logic "0" input ($V_6 \leq 0.5V$) places the device in sample mode.

Acquisition Time: The time required for the output (pin 11) to settle within the rated accuracy after a specified input change is applied to Analog Input 1

(pin 4) with logic input, Gate 1, (pin 6) in the logic "0" state.

Aperture Time: The time indeterminacy when switching from the "sample" mode to the HOLD mode measured from time the logic input passes through it's threshold (2.0V) to the time the device actually enters the HOLD mode.

Sample Accuracy: Difference between input voltage and output voltage while in the sample mode, expressed as a percent of input voltage.



Sample and Hold Amplifiers

LF198/LF298/LF398 Monolithic Sample and Hold Circuits

general description


The LF198/LF298/LF398 are monolithic sample and hold circuits which utilize BI-FET technology to obtain ultra-high dc accuracy with fast acquisition of signal and low droop rate. Operating as a unity gain follower, dc gain accuracy is 0.002% typical and acquisition time is as low as 6 μ s to 0.01%. A bipolar input stage is used to achieve low offset voltage and wide bandwidth. Input offset adjust is accomplished with a single pin and does not degrade input offset drift. The wide bandwidth allows the LF198 to be included inside the feedback loop of 1 MHz op amps without having stability problems. Input impedance of $10^{10}\Omega$ allows high source impedances to be used without degrading accuracy.

P-channel junction FET's are combined with bipolar devices in the output amplifier to give droop rates as low as 5 mV/min with a 1 μ F hold capacitor. The JFET's have much lower noise than MOS devices used in previous designs and do not exhibit high temperature instabilities. The overall design guarantees no feed-through from input to output in the hold mode even for input signals equal to the supply voltages.

features

- Operates from ±5V to ±18V supplies
- Less than 10µs acquisition time
- TTL, PMOS, CMOS compatible logic input
- 0.5 mV typical hold step at $C_h = 0.01 \mu F$
- Low input offset
- 0.002% gain accuracy
- Low output noise in hold mode
- Input characteristics do not change during hold mode
- High supply rejection ratio in sample or hold
- Wide bandwidth

Logic inputs on the LF198 are fully differential with low input current, allowing direct connection to TTL, PMOS, and CMOS. Differential threshold is 1.4V. The LF198 will operate from $\pm 5V$ to $\pm 18V$ supplies. It is available in an 8-lead TO-5 package.



typical applications

Typical Connection

V

V

LF198

SV

LOGIC
INPUT

NPUT

NPUT

NPUT

NPUT

NPUT

NPUT

NPUT

NPUT

NPUT

NPUT

NPUT

NPUT

NPUT

NPUT

NPUT

NPUT

NPUT

NPUT

NPUT

NPUT

NPUT

NPUT

NPUT

NPUT

NPUT

NPUT

NPUT

NPUT

NPUT

NPUT

NPUT

NPUT

NPUT

NPUT

NPUT

NPUT

NPUT

NPUT

NPUT

NPUT

NPUT

NPUT

NPUT

NPUT

NPUT

NPUT

NPUT

NPUT

NPUT

NPUT

NPUT

NPUT

NPUT

NPUT

NPUT

NPUT

NPUT

NPUT

NPUT

NPUT

NPUT

NPUT

NPUT

NPUT

NPUT

NPUT

NPUT

NPUT

NPUT

NPUT

NPUT

NPUT

NPUT

NPUT

NPUT

NPUT

NPUT

NPUT

NPUT

NPUT

NPUT

NPUT

NPUT

NPUT

NPUT

NPUT

NPUT

NPUT

NPUT

NPUT

NPUT

NPUT

NPUT

NPUT

NPUT

NPUT

NPUT

NPUT

NPUT

NPUT

NPUT

NPUT

NPUT

NPUT

NPUT

NPUT

NPUT

NPUT

NPUT

NPUT

NPUT

NPUT

NPUT

NPUT

NPUT

NPUT

NPUT

NPUT

NPUT

NPUT

NPUT

NPUT

NPUT

NPUT

NPUT

NPUT

NPUT

NPUT

NPUT

NPUT

NPUT

NPUT

NPUT

NPUT

NPUT

NPUT

NPUT

NPUT

NPUT

NPUT

NPUT

NPUT

NPUT

NPUT

NPUT

NPUT

NPUT

NPUT

NPUT

NPUT

NPUT

NPUT

NPUT

NPUT

NPUT

NPUT

NPUT

NPUT

NPUT

NPUT

NPUT

NPUT

NPUT

NPUT

NPUT

NPUT

NPUT

NPUT

NPUT

NPUT

NPUT

NPUT

NPUT

NPUT

NPUT

NPUT

NPUT

NPUT

NPUT

NPUT

NPUT

NPUT

NPUT

NPUT

NPUT

NPUT

NPUT

NPUT

NPUT

NPUT

NPUT

NPUT

NPUT

NPUT

NPUT

NPUT

NPUT

NPUT

NPUT

NPUT

NPUT

NPUT

NPUT

NPUT

NPUT

NPUT

NPUT

NPUT

NPUT

NPUT

NPUT

NPUT

NPUT

NPUT

NPUT

NPUT

NPUT

NPUT

NPUT

NPUT

NPUT

NPUT

NPUT

NPUT

NPUT

NPUT

NPUT

NPUT

NPUT

NPUT

NPUT

NPUT

NPUT

NPUT

NPUT

NPUT

NPUT

NPUT

NPUT

NPUT

NPUT

NPUT

NPUT

NPUT

NPUT

NPUT

NPUT

NPUT

NPUT

NPUT

NPUT

NPUT

NPUT

NPUT

NPUT

NPUT

NPUT

NPUT

NPUT

NPUT

NPUT

NPUT

NPUT

NPUT

NPUT

NPUT

NPUT

NPUT

NPUT

NPUT

NPUT

NPUT

NPUT

NPUT

NPUT

NPUT

NPUT

NPUT

NPUT

NPUT

NPUT

NPUT

NPUT

NPUT

NPUT

NPUT

NPUT

NPUT

NPUT

NPUT

NPUT

NPUT

NPUT

NPUT

NPUT

NPUT

NPUT

NPUT

NPUT

NPUT

NPUT

NPUT

NPUT

NPUT

NPUT

NPUT

NPUT

NPUT

NPUT

NPUT

NPUT

NPUT

NPUT

NPUT

NPUT

NPUT

NPUT

NPUT

NPUT

NPUT

NPUT

NPUT

NPUT

NPUT

NPUT

NPUT

NPUT

NPUT


NPUT

NPUT

NPUT

NPUT

NPUT



absolute maximum ratings

Supply Voltage
Power Dissipation (Package Limitation) (Note 1)
Operating Ambient Temperature Range

±18V 500 mW Input Voltage Equal to Supply Voltage Logic To Logic Reference Differential Voltage +7V, -30V

(Note 2)

Output Short Circuit Duration

Hold Capacitor Short Circuit Duration

Lead Temperature (Soldering, 10 seconds)

Indefinite 10 sec 300° C

LF198 LF298

LF398

-55°C to +125°C -25°C to +85°C

Storage Temperature Range

0°C to +70°C -65°C to +150°C

electrical characteristics (Note 3)

PARAMETER	CONDITIONS		LF198/LF29	8				
	CONDITIONS	MIN	TYP	MAX	MIN	TYP	MAX	UNITS
Input Offset Voltage, (Note 6)	T _j = 25°C		1	3		2	7	m∨
	Full Temperature Range			5			10	m∨
Input Bias Current, (Note 6)	T _j = 25°C		5	25		10	50	nΑ
	Full Temperature Range			75			100	nΑ
Input Impedance	$T_{j} = 25^{\circ}C$		1010			1010		Ω
Gain Error	T _j = 25°C, R _L = 10k		0.002	0.005	-	0.004	0.01	%
	Full Temperature Range			0.02			0.02	%
Feedthrough Attenuation Ratio at 1 kHz	$T_j = 25^{\circ}C, C_h = 0.01\mu$ F	86	.96		80	90		dВ
Output Impedance	T _j = 25°C, "HOLD" mode		0.5	2		0.5	4	Ω
	Full Temperature Range			4			6	Ω
"HOLD" Step, (Note 4)	$T_j = 25^{\circ} C, C_h = 0.01 \mu F, V_{OUT} = 0$		0.5	2.0		1.0	2.5	mV
Supply Current, (Note 6)	$T_{\hat{j}} \ge 25^{\circ}C$		4.5	5.5		4.5	6.5	mA
Logic and Logic Reference Input Current	T _j = 25°C		2	10		2	10	μА
Leakage Current into Hold	T ₁ = 25°C, (Note 5)		30	100		30	200	DA
Capacitor (Note 6)	Hold Mode							
Acquisition Time to 0.1%	2VOUT = 10V, Ch = 1000 pF		4			4		μs
	C _h = 0.01μF		20			20		μs
Hold Capacitor Charging Current	V _{IN} V _{OUT} = 2V		5			5		mA
Supply Voltage Rejection Ratio	V _{OUT} = 0	80	110		80	110		dВ
Differential Logic Threshold	T; = 25°C	0.8	1.4	2.4	0.8	1.4	2.4	V

Note 1: The maximum junction temperature of the LF198 is 150°C, for the LF298, 115°C, and for the LF398, 100°C. When operating at elevated ambient temperature, the TO-5 package must be derated based on a thermal resistance (Θ_{IA}) of 150°C/W.

Note 2: Although the differential voltage may not exceed the limits given, the common mode voltage on the logic pins may be equal to the supply voltages without causing damage to the circuit. For proper logic operation, however, one of the logic pins must always be at least 2V below the positive supply and 3V above the negative supply.


Note 3: Unless otherwise specified, the following conditions apply. Unit is in "sample" mode, $V_S = \pm 15V$, $T_j = 25^{\circ}C$, $-11.5V \le V_{IN} \le \pm 11.5V$, $C_h = 0.01 \mu F$, and $R_L = 10 \ k\Omega$. Logic reference voltage = 0V and logic voltage = 2.5V.

Note 4: Hold step is sensitive to stray capacitive coupling between input logic signals and the hold capacitor. 1 pF, for instance, will create an additional 0.5 mV step with a 5V logic swing and a 0.01µF hold capacitor. Magnitude of the hold step is inversely proportional to hold capacitor value.


Note 5: Leakage current is measured at a *junction* temperature of 25°C. The effects of junction temperature rise due to power dissipation or elevated ambient can be calculated by doubling the 25°C value for each 11°C increase in chip temperature. Leakage is guaranteed over full input signal range.


Note 6: These parameters guaranteed over a supply voltage range of ±5 to ±18V.

typical performance characteristics





*See definition








typical performance characteristics (con't) Output Droop Rate Hold Step
































application hints

Hold Capacitor

Hold step, acquisition time, and droop rate are the major trade-offs in the selection of a hold capacitor value. Size and cost may also become important for larger values. Use of the curves included with this data sheet should be helpful in selecting a reasonable value of capacitance. Keep in mind that for fast repetition rates or tracking fast signals, the capacitor drive currents may cause a significant temperature rise in the LF198.

A significant source of error in an accurate sample and hold circuit is dielectric absorption in the hold capacitor. A mylar cap, for instance, may "sag back" up to 0.2% after a quick change in voltage. A long "soak" time is required before the circuit can be put back into the hold mode with this type of capacitor. Dielectrics with very low hysteresis are polystyrene, polypropylene, and Teflon. Other types such as mica and polycarbonate are not nearly as good. Ceramic is unusable with > 1% hysteresis. The advantage of polypropylene over polystyrene is that it extends the maximum ambient temperature from 85°C to 100°C. For more exact data, see the curve labeled dielectric absorption error vs sample time. The hysteresis numbers on the curve are final values, taken after full relaxation. The hysteresis error can be significantly reduced if the output of the LF198 is digitized quickly after the hold mode is initiated. The hysteresis relaxation time constant in polypropylene, for instance, is 10-50 ms, If A-to-D conversion can be made within 1 ms, hysteresis error will be reduced by a factor of ten.

DC and AC Zeroing

DC zeroing is accomplished by connecting the offset adjust pin to the wiper of a 1 k Ω potentiometer which has one end tied to V⁺ and the other end tied through a resistor to ground. The resistor should be selected to give ≈ 0.6 mA through the 1k potentiometer.

AC zeroing (hold step zeroing) can be obtained by adding an inverter with the adjustment pot tied input to output. A 10 pF capacitor from the wiper to the hold capacitor will give ± 4 mV hold step adjustment with a $0.01\mu F$ hold capacitor and 5V logic supply. For larger logic swings, a smaller capacitor (< 10 pF) may be used.

Logic Rise Time

For proper operation, logic signals into the LF198 must have a minimum dV/dt of 0.2 V/ μ s. Slower signals will cause excessive hold step. If a R/C network is used in front of the logic input for signal delay, calculate the slope of the waveform at the threshold point to ensure that it is at least 0.2 V/ μ s.

Sampling Dynamic Signals

Sample error due to moving input signals probably causes more confusion among sample-and-hold users than any other parameter. The primary reason for this is that many users make the assumption that the sample and hold amplifier is truly locked on to the input signal while in the sample mode. In actuality, there are finite phase delays through the circuit creating an input-output


differential for fast moving signals. In addition, although the output may have settled, the hold capacitor has an additional lag due to the 300 Ω series resistor on the chip. This means that at the moment the "hold" command arrives, the hold capacitor voltage may be somewhat different than the actual analog input. The effect of these delays is opposite to the effect created by delays in the logic which switches the circuit from sample to hold. For example, consider an analog input of 20 Vp-p at 10 kHz. Maximum dV/dt is 0.6 V/us. With no analog phase delay and 100 ns logic delay, one could expect up to $(0.1\mu s)(0.6V/\mu s) = 60 \text{ mV}$ error if the "hold" signal arrived near maximum dV/dt of the input. A positive-going input would give a ±60 mV error. Now assume a 1 MHz (3 dB) bandwidth for the overall analog loop. This generates a phase delay of 160 ns. If the hold capacitor sees this exact delay, then error due to analog delay will be $(0.16\mu s)(0.6 \text{ V/}\mu s) = -96 \text{ mV}$. Total output error is +60 mV (digital) -96 mV (analog) for a total of -36 mV. To add to the confusion, analog delay is proportional to hold capacitor value while digital delay remains constant. A family of curves (dynamic sampling error) is included to help estimate errors.

A curve labeled <u>Aperture Time</u> has been included for sampling conditions where the input is steady during the sampling period, but may experience a sudden change nearly coincident with the "hold" command. This curve is based on a 1 mV error fed into the output.


A second curve, <u>Hold Settling Time</u> indicates the time required for the output to settle to 1 mV after the "hold" command.

Digital Feedthrough

Fast rise time logic signals can cause hold errors by feeding externally into the analog input at the same time the amplifier is put into the hold mode. To minimize this problem, board layout should keep logic lines as far as possible from the analog input. Grounded guarding traces may also be used around the input line, especially if it is driven from a high impedance source. Reducing high amplitude logic signals to 2.5V will also help.




Use 10-pin layout. Guard around Ch is tied to output.




typical applications (con't)

Ramp Generator with Variable Reset Level




1.2V *Select for ramp rate $R \ge 10k$ (R2)(C_h)




Integrator with Programmable

Output Holds at Average of Sampled Input




Select (Rh)(Ch) >>


Increased Slew Current





Reset Stabilized Amplifier (Gain of 1000)



Fast Acquisition, Low Droop Sample & Hold









typical applications (con't)

Capacitor Hysteresis Compensation




- *Select for time constant C1 = 100k
- **Adjust for amplitude



connection diagram


Dual-In-Line Package



Order Number LF198J, LF298J or LF398J See NS Package J08A

Order Number LF398N See NS Package N08B

Metal Can Package



TOP VIEW

Order Number LF198H, LF298H or LF398H See NS Package H08C



Section 5.

Comparators

5



LH2111/LH2211/LH2311 Dual Voltage Comparator

general description

The LH2111 series of dual voltage comparators are two LM111 type comparators in a single hermetic package. Featuring all the same performance characteristics of the single, these duals offer in addition closer thermal tracking, lower weight, reduced insertion cost and smaller size than two singles. For additional information see the LM111 data sheet and National's Linear Application Handbook.


The LH2111 is specified for operation over the -55°C to +125°C military temperature range. The LH2211 is specified for operation over the -25°C to +85°C temperature range. The LH2311 is specified for operation over the 0°C to 70°C temperature range.

features

•	Wide operating supply range	±15V to a
		single +5V

■ High sensitivity
$$10 \,\mu\text{V}$$
■ Wide differential input range $\pm 30\text{V}$

connection diagram




Order Number LH2111D or or LH2211D or LH2311D See Package D16C


auxiliary circuits



Offset Balancing




Strobing




Increasing Input Stage Current*



Driving Ground-Referred Load




Using Clamp Diodes to Improve Responses



Comparator and Solenoid Driver

Strobing off Both Input* and Output Stages



TTL Interface with High Level Logic

absolute maximum ratings

Total Supply Voltage (V ⁺ – V ⁻) Output to Negative Supply Voltage (V _{OUT} – V ⁻)	36V 50V	Output Short Circuit Duration Operating Temperature Range LH2111	10 sec -55°C to 125°C
Ground to Negative Supply Voltage (GND - V ⁻)	30V +30V	LH2211 LH2311	-25°C to 85°C 0°C to 70°C
Differential Input Voltage Input Voltage (Note 1)	+15V	Storage Temperature Range	-65°C to 150°C
Power Dissipation (Note 2)	500 mW	Lead Temperature (Soldering, 10 sec)	300°C

electrical characteristics - each side (Note 3)

			LIMITS				
PARAMETER	CONDITIONS	LH2111	LH2211	LH2311	UNITS		
Input Offset Voltage (Note 4)	T _A = 25°C, R _S ≤ 50k	3.0	3.0	7.5	mV Max		
Input Offset Current (Note 4)	T _A = 25°C	10	.10	50	nA Max		
Input Bias Current	T _A = 25°C	100	100	250	nA Max		
Voltage Gain	T _A = 25°C	200	200	200	V/mV Typ		
Response Time (Note 5)	T _A = 25°C	200	200	200	ns Typ		
Saturation Voltage	$V_{IN} \le -5 \text{ mV}, I_{OUT} = 50 \text{ mA}$ $T_A = 25^{\circ}\text{C}$	1.5	1.5	1.5	V Max		
Strobe On Current	T _A = 25°C	3.0	3.0	3.0	mA Typ		
Output Leakage Current	$V_{IN} > 5 \text{ mV}, V_{OUT} = 35V$ $T_A = 25^{\circ}C$	10	10	50	nA Max		
Input Offset Voltage (Note 4)	R _S ≤ 50k	4.0	4.0	10	mV Max		
Input Offset Current (Note 4)		20	20	70	nA Max		
Input Bias Current		150	150	300	nA Max		
Input Voltage Range		±14	±14	±14	V Typ		
Saturation Voltage	$V^{+} \ge 4.5V, V^{-} = 0$ $V_{1N} \le -5 \text{ mV}, I_{SINK} \le 8 \text{ mA}$	0.4	0.4	0.4	V Max		
Positive Supply Current	T _A = 25°C	6.0	6.0	7.5	mA Max		
Negative Supply Current	T _A = 25°C	5.0	5.0	5.0	mA Max		

Note 1: This rating applies for ±15V supplies. The positive input voltage limit is 30V above the negative supply. The negative input voltage limit is equal to the negative supply voltage or 30V below the positive supply, whichever is less.

Note 2: The maximum junction temperature is 150°C. For operating at elevated temperatures, devices in the flat package, the derating is based on a thermal resistance of 185°C/W when mounted on a 1/16-inch-thick epoxy glass board with 0.03-inchwide, 2 ounce copper conductor. The thermal resistance of the dual-in-line package is 100°C/W, junction to ambient.

Note 3: These specifications apply for $V_S = \pm 15V$ and $-55^{\circ}C \le T_A \le 125^{\circ}C$ for the LH2111, $-25^{\circ}C \le T_A \le 85^{\circ}C$ for the LH2211, and $0^{\circ}C \le T_A \le 70^{\circ}C$ for the LH2311, unless otherwise stated. The offset voltage, offset current and bias current specifications apply for any supply voltage from a single 5V supply up to $\pm 15V$ supplies. For the LH2311, $V_{IN} = \pm 10$ mV.

Note 4: The offset voltages and offset currents given are the maximum values required to drive the output within a volt of either supply with a 1 mA load. Thus, these parameters define an error band and take into account the worst case effects of voltage gain and input impedance.

Note 5: The response time specified is for a 100 mV input step with 5 mV overdrive.



Section 6

Non-Linear Functions



Section 6. Non-Linear Functions

		L	Part N	lumber	
Function	Characteristics	Transfer Characteristics	−55°C to 125°C	−25°C to 85°C	Page Number
True RMS to DC Converter	0.05% accuracy, 100 KHz bandwidth, crest factor 5 minimum	$E_{OUT} = \sqrt{\frac{1}{T} \int_0^T E_{IN}^2(t) dt}$	LH0091D	LH0091CD	6-4
Multifunction Converter	0.05% accuracy, device multiplies, divides, square roots, raises to fractional powers	$E_{OUT} = V_Y \left(\frac{V_Z}{V_X}\right)^m$	LH0094D	LH0094CD	6-9

3



Non-Linear Functions

LH0091 True RMS to DC Converter

general description

The LH0091, rms to dc converter, generates a dc output equal to the rms value of any input per the transfer function:


$$E_{OUT(DC)} = \sqrt{\frac{1}{T} \int_{0}^{T} E_{IN}^{2}(t) dt}$$

The device provides rms conversion to an accuracy of 0.1% of reading using the external trim procedure. It is possible to trim for maximum accuracy (0.5 mV $\pm 0.05\%$ typ) for decade ranges i.e., 10 mV \rightarrow 100 mV, $0.7V \rightarrow 7V$, etc.


features

- Low cost
- True rms conversion
- 0.5% of reading accuracy untrimmed
- 0.05% of reading accuracy with external trim
- Minimum component count
- Input voltage to ±15V peak for Vs = ±15V
- Uncommitted amplifier for filtering, gain, or high crest factor configuration
- Military or commercial temperature range.


block and connection diagrams



Dual-In-Line Package



simplified schematic



Note: Dotted lines denote external connections.

absolute maximum ratings

Supply Voltage ±22V Input Voltage ±15V peak **Output Short Circuit Duration** Continuous Operating Temperature Range τ_{MIN} XAM^T LH0091 -55°C 125°C LH0091C -25°C 85°C Storage Temperature Range LH0091 --65°C to +150°C LH0091C -25°C to +85°C Lead Temperature (Soldering, 10 seconds) 300°C

electrical characteristics $V_S = \pm 15V$, $T_A = 25^{\circ}C$, unless otherwise specified.


Transfer Function =
$$E_{O(DC)} = \sqrt{\frac{1}{T} \int_{0}^{T} E_{IN}^{2} (t) dt}$$


PARAMETER	CONDITIONS	MIN	TYP	MAX	UNITS
ACCURACY (See Definition of Terms)					
Total Unadjusted Error	50 mVrms ≤ V _{IN} ≤ 7Vrms (Figure 1)		20, ±0.5	40, ±1.0	mV, 9
Total Adjusted Error	50 mVrms ≤ V _{IN} ≤ 7Vrms (Figure 3)		0.5, ±0.05	1, ±0.2	mV, 9
Total Unadjusted Error vs Temperature	-25° C \leq T _A \leq +70 $^{\circ}$ C		0.25, ±0.02%		mV, %/°(
Total Unadjusted Error vs Supply Voltage			1 1		mV/\
AC PERFORMANCE					· · · · · · · · · · · · · · · · · · ·
Frequency for Specified Adjusted Error	Input = 7Vrms, Sinewave (Figure 3)	30	70		kH:
	Input = 0.7Vrms, Sinewave (Figure 3)		40		kH
	Input = 0.1Vrms, Sinewave (Figure 3)		20		kH:
Frequency for 1% Additional Error	Input = 7Vrms, Sinewave (Figure 3)	100	200		kH
	Input = 0.7Vrms, Sinewave (Figure 3)		75		kH:
	Input = 0.1Vrms, Sinewave (Figure 3)		50		kH:
Bandwidth (3 dB)	Input = 7Vrms, Sinewave (Figure 3)		2		МН
	Input = 0.7Vrms, Sinewave (Figure 3)		1.5		мн
	Input = 0.1Vrms, Sinewave (Figure 3)		0.8		MH
Crest Factor	Rated Adjusted Accuracy Using the High	5	10		
	Crest Factor Circuit (Figure 5)				
INPUT CHARACTERISTICS					
Input Voltage Range	For Rated Performance	±0.05		±11	Vpeak
Input Impedance		4.5	5		kΩ
OUTPUT CHARACTERISTICS					
Rated Output Voltage	$R_L \ge 2.5 k\Omega$	10			V
Output Short Circuit Current			22		m.A
Output Impedance			1		η . Ω
POWER SUPPLY REQUIREMENTS					
Operating Range		±5		±20	V
Quiescent Current	VS = ±15V		14	18	m.A


op amp electrical characteristics V_S = ±15V, T_A = 25°C unless otherwise specified

	PARAMETER	CONDITIONS	MIN	TYP	MAX	UNITS
vos	Input Offset Voltage	$R_S \le 10 \text{ k}\Omega$		1.0	10	m∨
Ios	Input Offset Current	÷		4.0	200	nA
i _B	Input Bias Current		ı	30	500	nA
RIN	Input Resistance			2.5		MΩ
AOL	Large Signal Voltage Gain	$V_{OUT} = \pm 10V$, $R_L \gtrsim 2 k\Omega$	15	160		V/mV
vo	Output Voltage Swing	R _L = 10 kΩ	±10	±13		V
v _I	Input Voltage Range		±10			_ v
CMRR	Common-Mode Rejection Ratio	$R_{S} \le 10 \text{ k}\Omega$		90	1	gp.
PSRR	Supply Voltage Rejection Ratio	$R_{S} \le 10 \text{ k}\Omega$		96		dB
Isc	Output Short-Circuit Current	1		25		mA
Sr	Slew Rate (Unity Gain)			0.5		V/µs
BW	Small Signal Bandwidth			1.0		MHz


typical performance characteristics








typical applications (All applications require power supply by-pass capacitors.)



 $C_{\text{EXT}} \ge 1 \mu F$; frequency $\ge 1 \text{ kHz}$

FIGURE 1. LH0091 Basic Connection (No Trim)

typical applications (con'd)




Note. The easy trim procedure is used for ac coupled input signals. It involves two trims and can achieve accuracies of 2 mV offset $\pm 0.1\%$ reading.

Procedure:

- 1. Apply 100 mV rms (sine wave) to input, adjust R3 until the output reads 100 mV $_{DC}$.
- Apply 5 V_{rms} (sine wave) to input, adjust R4 until the output reads 5 V_{DC}.
- 3. Repeat steps 1 and 2 until the desired initial accuracy is achieved.

FIGURE 2. LH0091 "Easy Trim" (For ac Inputs Only)




Note. This procedure will give accuracies of 0.5 mV offset $\pm 0.05\%$ reading for inputs from 0.05V peak to 10V peak.

Procedure:

- 1. Apply 50 mV_{DC} to the input. Read and record the output.
- Apply -50 mV_{DC} to the input. Use R2 to adjust for an output of the same magnitude as in step 1.
- Apply 50 mV to the input. Use R3 to adjust the output for 50 mV.
- Apply -50 mV to input. Use R2 to adjust the output for 50 mV.
- Apply ±10V alternately to the input. Adjust R1 until the output readings for both polarities are equal (not necessary that they be exactly 10V).
- Apply 10V to the input. Use R4 to adjust for 10V at the output.
- 7. Repeat this procedure to obtain the desired accuracy.

FIGURE 3. LH0091 Standard dc Trim Procedure



Note. The additional op amp in the LH0091 may be used as a low pass filter as shown in Figure 4.





FIGURE 4. Output Filter Connection Using the Internal Op Amp

typical applications (con'd)



Note. Response time of the dc output voltage is dominated by the RC time constant consisting of the total resistance between pins 9 and 10 and the external capacitor, CEX.

FIGURE 5. High Crest Factor Circuit

definition of terms

True rms to dc Converter: A device which converts any signal (ac, dc, ac + dc) to the dc equivalent of the rms value.

Error: is the amount by which the actual output differs from the theoretical value. Error is defined as a sum of a fixed term and a percent of reading term. The fixed term remains constant, regardless of input while the percent of reading term varies with the input.

Total Unadjusted Error: The total error of the device without any external adjustments.

Bandwidth: The frequency at which the output do voltage drops to 0.707 of the dc value at low frequency.

Frequency for Specified Error: The error at low frequency is governed by the size of the external averaging capacitor. At high frequencies, error is dependent on the frequency response of the internal circuitry. The frequency for specified error is the maximum input frequency for which the output will be within the specified error band (i.e., frequency for 1% error means the input frequency must be less than 200 kHz to maintain an output with an error of less than 1% of the initial reading.

Crest Factor: is the peak value of a waveform divided by the rms value of the same waveform. For high crest factor signals, the performance of the LH0091 can be improved by using the high crest factor connection.



Non-Linear Functions

LH0094 Multifunction Converter

General Description

The LH0094 multifunction converter generates an output voltage per the transfer function:

$$E_0 = V_y \left(\frac{V_z}{V_x}\right)^m$$
, $0.1 \le m \le 10$, m continuously adjustable

m is set by 2 resistors.

Features


- Low cost
- Versatile
- High accuracy -0.05%
- Wide supply range—±5V to ±22V


- Minimum component count
- Internal matched resistor pair for setting m = 2 and m = 0.5

Applications


- Precision divider, multiplier
- Square root
- Square
- Trigonometric function generator
- Companding
- Linearization
- Control systems
- Log amp

Block and Connection Diagrams





Simplified Schematic



Absolute Maximum Ratings

Supply Voltage Input Voltage Output Short-Circuit Duration Operating Temperature Range LH0094CD

LH0094D

±22V Continuous

-25°C to +85°C

-55°C to +125°C

±22V

Storage Temperature Range LH0094D LH0094CD

-65°C to +150°C -55°C to +125°C 300°C

Lead Temperature (Soldering, 10 seconds)

Electrical Characteristics

 $V_{S}=\pm15V, T_{A}=25^{\circ}C \text{ unless otherwise specified. Transfer function: } E_{O}=V_{Y}\left(\frac{V_{z}}{V_{X}}\right)^{m}; 0.1\leq m\leq10; 0V\leq V_{X}, V_{Y}, V_{Z}\leq10V_{X}$

PARAMETER	CONDITIONS		LH0094			LH00940		UNITS	
		MIN	TYP	MAX	MIN	TYP	MAX	<u> </u>	
ACCURACY									
Multiply	$E_0 = \frac{V_z V_y}{10}$ (0.03 $\leq V_y \leq 10V$; 0.01 $\leq V_z \leq 10V$)							% F.S.	
	,		0.25	0.45		0.45	0.9	(10V)	
Untrimmed	(Figure 2)		0.10	01.12		0.1		% F.S.	
External Trim	(Figure 3) vs Temperature		0.2			0.2		mV/°C	
					,				
Divide	$E_0 = 10 \text{ V}_z/\text{V}_X$ (Figure 4), $(0.5 \le \text{V}_X \le 10; 0.01 \le \text{V}_Z \le 10)$		0.25	0.45		0.45	0.9	% F.S.	
Untrimmed	(Figure 5), $(0.1 \le V_X \le 10, 0.01 \le V_Z \le 10)$		0.10			0.1		% F.S.	
External Trim	vs Temperature		0.2			0.2	-	mV/°C	
Sq. Root	$E_0 = 10\sqrt{V_z/10}$							ŀ	
Untrimmed	(Figure 8), $(0.03 \le V_7 \le 10)$		0.25	0.45	Ì	0.45	0.9	% F.S.	
External Trim	(Figure 9), $(0.01 \le V_z \le 10)$	}	0.15			0.15		% F.S.	
Square	$E_0 = 10 (V_z/10)^2 (0.1 \le V_z \le 10)$								
Untrimmed	(Figure 6)		0.5	1.0		1.0	2.0	% F.S.	
External Trim	(Figure 7)		0.15			0.15		% F.S.	
Low Level	$E_0 = \sqrt{10 \text{ V}_z}$; 5 mV $\leq V_z \leq 10V$		0.05			0.05		% F.S.	
Sq. Root	(Figure 10)								
·	_								
Exponential	$m = 0.2 E_0 = 10 (V_z/10)^2$		0.05			0.08		% F.S.	
Circuits	(Figure 11), $(0.1 \le V_z \le 10)$			ļ	1	0.08		% F.S.	
	$m = 5 E_0 = 10 (V_z/10)^5$		0.05	İ		0.08		/61.3.	
	(Figure 11), $(1 \le V_z \le 10)$		L	<u>. </u>	l	<u> </u>	l	<u> </u>	
OUTPUT OFFSET		1		T =		T =	10	T mV	
	$V_X = 10.0 V$, $V_Y = V_Z = 0.0$	<u> </u>	2	5		5	1 10	1 1111	
AC CHARACTERIST	cs				1	,		T	
3 dB BANDWIDTH	m = 1.0		1	ļ			ļ	kHz	
	$V_X = V_Z = 10.0V$		10			10	1	KHZ	
	V _y = 0.1 Vrms		1			1			
NOISE	10 Hz to 1 kHz	1							
	$m = 1, V_y = V_z = 0.0V$			Í			1		
	V _x = 10V		100			100		μVrm μVrm	
	V _x = 0.1V		300		<u> </u>	300	i	μvrm	
EXPONENTS		Lone	0.1 to		0.2 to	0. to	т	- _T	
m		0.2 to	10.110		5	10.10			
				<u></u>	1				
INPUT CHARACTER		1 0		10	Το	T	10	1 1	
Input Voltage	(For Rated Performance)	0	100	1 10	98	100	"	k\$	
Input Impedance	(All Inputs)	98	100		96	100	1		
OUTPUT CHARACTI	ERISTICS		1	_	1	T		1 ;	
Output Swing	(R _L ≥ 10k)	10	12		10	12			
Output Impedance			1			1		2	
Supply Current	$(V_S = \pm 15V)$, Note 1	1	3	5		3	5	m/	

Applications Information

GENERAL INFORMATION

Power supply bypass capacitors (0.1 μ F) are recommended for all applications.

The LH0094 series is designed for positive input signals only. However, negative input up to the supply voltage will not damage the device.

A clamp diode (Figure 1) is recommended for those applications in which the inputs may be subjected to open circuit or negative input signals.

For basic applications (multiply, divide, square, square root) it is possible to use the device without any external adjustments or components. Two matched resistors are provided internally to set m for square or square root.

When using external resistors to set m, such resistors should be as close to the device as possible.

SELECTION OF RESISTORS TO SET m

Internal Matched Resistors

 R_A and R_B are matched internal resistors. They are $100\Omega~\pm10\%,$ but matched to 0.1%.

(a)
$$m = 2*$$

(b)
$$m = 0.5$$

*No external resistors required, strap as indicated

External Resistors

The exponent is set by 2 external resistors or it may be continuously varied by a single trim pot. (R1 + R2 $\leq 500\Omega$.

(a)
$$m = 1$$

(b) m < 1

$$\frac{10 \quad \sqrt{14} \quad R1}{R1} \quad \sqrt{3} \quad R2$$

$$m = \frac{R2}{R1 + R2} \quad R1 + R2 \approx 200\Omega$$

(c) m > 1

$$m = \frac{R1 + R2}{R2}$$

ACCURACY (ERROR)

The accuracy of the LH0094 is specified for both externally adjusted and unadjusted cases.

Although it is customary to specify the errors in percent of full-scale (10V), it is seen from the typical performance curves that the actual errors are in percent of reading. Thus, the specified errors are overly conservative for small input voltages. An example of this is the LH0094 used in the multiplication mode. The specified typical error is 0.25% of full-scale (25 mV). As seen from the curve, the unadjusted error is $\approx 25 \, \text{mV}$ at 10V input, but the error is less than 10 mV for inputs up to 1V. Note also that if either the multiplicand or the multiplier is at less than 10V, (5V for example) the unadjusted error is less. Thus, the errors specified are at full-scale—the worst case.

The LH0094 is designed such that the user is able to externally adjust the gain and offset of the device—thus trim out all of the errors of conversion. In most applications, the gain adjustment is the only external trim needed for super accuracy—except in division mode, where a denominator offset adjust is needed for small denominator voltages.

EXPONENTS

The LH0094 is capable of performing roots to 0.1 and powers up to 10. However, care should be taken when applying these exponents—otherwise, results may be misinterpreted. For example, consider the 1/10th power of a number: i.e., 0.001 raised to 0.1 power is 0.5011; 0.1 raised to the 0.1 power is 0.7943; and 10 raised to the 0.1 power is 1.2589. Thus, it is seen that while the input has changed 4 decades, the output has only changed a little more than a factor of 2. It is also seen that with as little as 1 mV of offset, the output will also be greater than zero with zero input.

1. CLAMP DIODE CONNECTION




FIGURE 1. Clamp Diode Connection

2. MULTIPLY





FIGURE 2a, LH0094 Used to Multiply (No External Adjustment)



Note. This clamp diode connection is recommended for those applications in which the inputs may be subject to open circuit or negative signals.

FIGURE 2b. Typical Performance of LH0094 in Multiply Mode Without External Adjustment





FIGURE 3. Precision Multiplier (0.02% Typ) with 1 External Adjustment








FIGURE 4a. LH0094 Used to Divide (No External Adjustment)

FIGURE 4b. Typical Performance, Divide Mode, Without External Adjustments




FIGURE 5. Precision Divider (0.05% Typ)




FIGURE 6a. Basic Connection of LH0094 (m = 2) without External Adjustment Using Internal Resistors to Set m




FIGURE 6b. Squaring Mode without **External Adjustment**

4. SQUARE (Continued)




FIGURE 7. Precision Squaring Circuit (0.15% Typ)




FIGURE 8a. Basic Connection of LH0094 (m = 0.5) without External Adjustment Using Internal Resistors to Set m





FIGURE 8b. Typical Performance Curve Square Root, No External Adjustment



6. LOW LEVEL SQUARE ROOT




FIGURE 10. 3-Decade Precision Square Root Circuit Using the LH0094 with m = 1

Typical Applications





FIGURE 11. Precision Exponentiator (m = 0.2 to 5)

Typical Applications (Continued)



Note. The LH0094 may be used to generate a voltage equivalent to:

$$V0 = \sqrt{V1^2 + V2^2}$$

$$V0 = V2 + \frac{V1^2}{V0 + V2}$$

$$V0^2 + V0 V2 = V2 V0 + V2^2 + V1^2$$


$$V0^2 = V1^2 + V2^2$$

$$V0 = \sqrt{V1^2 + V2^2}$$

$$V1, V2 0 - 10V$$

National Semiconductor resistor array RA08-10k is recommended

FIGURE 12. Vector Magnitude Function



Note. The LH0094 may be used in direct measurement of gas flow.

Flow = k
$$\sqrt{\frac{P\Delta P}{T}}$$

$$E_0 = 10 \frac{V_P}{V_T} \times \frac{V\Delta P}{E_0}$$


$$E_0^2 = 10 \frac{V_P V\Delta P}{V_T}$$


$$E_0 = \sqrt{10 \frac{V_P V\Delta P}{V_T}}$$

P = Absolute pressure
T = Absolute temperature
ΔP = Pressure drop

FIGURE 13. Mass Gas Flow Circuit

Typical Applications (Continued)





Note. The LH0094 may also be used to generate the Log of a ratio of 2 voltages. The output is taken from pin 14 of the LH0094 for the Log application. $E_{LOG} \simeq - K1 \frac{KT}{q} \frac{V_z}{V_X}$

$$E_{LOG} = K1 \frac{KT}{q} \ell_n \frac{V_z}{V_x}$$

where K1 =
$$\frac{R1 + R2}{R2}$$

If K1 =
$$\frac{1}{KT/q \, \ln 10}$$

then
$$E_{LOG} = Log_{10} \frac{V_z}{V_x}$$

R1 = 15.9 R2 $\text{R2} \approx 400 \Omega$

R2 must be a thermistor with a tempco of \approx 0.33%/°C to be compensated over temperature.

FIGURE 14. Log Amp Application



Section 7.

Precision Voltage Regulators and References



Section 7. Precision References and Regulators

					V _{OUT} Toler.		Part N	umber	
Function	Features	Line Reg	Load Reg	lout (mA)	@ 25°C (Max)	Drift (Max)	-55°C to 125°C	-25°C to 85°C	Page Number
Positive Programmable Voltage Regulator	Internal programming resistors. adjustable current limit.	0.008%	0.055%	0.1-200	0.5% 1%		LH0075	LH0075C	7-8
Negative Programmable Voltage Regulator	V _{OUT} = 5, 6, 8, 10, 12, 15, 18V	0.006%	0.055%	0.1-200	0.5% 1%		LH0076	LH0075C	7-13
10.000 V Precision BCD Reference	Three-terminal buffered zener reference, 0.1Ω output,	0.02% 0.02% 0.02%	0.01% 0.02% 0.02%	0-5	0.1% 0.1% 0.05%	20 mV* 10 mV 4 mV	LH0070-0 LH0070-1 LH0070-2		7-4
10.024 V Precision Binary Reference	12.5 to 40 V input, 100 μV p p noise	0.02% 0.02% 0.02%	0.01% 0.02% 0.02%	0-5	0.1% 0.1% 0.05%	20 mV* 10 mV 4 mV	LH0071-0 LH0071-1 LH0071-2		7-4
6.95V Temperature Stabilized Reference	Thermostated two-terminal zener, 0.5Ω low noise	N.	0.1%	0.5-10	+1%, -2%	15 mV 1 mV	LM199A	LM299A	7-23
6.9V Reference	Low noise subsurface zener 0.8 Ω			6-15	5%	7 to 35 mV	LM129		7-18

^{*}These specifications apply for -25°C to +85°C.

Note: Refer to the Linear Databook for information on other regulators and references.



Voltage References and Regulators

LH0070 Series Precision BCD Buffered Reference LH0071 Series Precision Binary Buffered Reference

General Description

The LH0070 and LH0071 are precision, three terminal, voltage references consisting of a temperature compensated zener diode driven by a current regulator and a buffer amplifier. The devices provide an accurate reference that is virtually independent of input voltage, load current, temperature and time. The LH0070 has a 10.000V nominal output to provide equal step sizes in BCD applications. The LH0071 has a 10.240V nominal output to provide equal step sizes in binary applications.

The output voltage is established by trimming ultrastable, low temperature drift, thin film resistors under actual operating circuit conditions. The devices are shortcircuit proof in both the current sourcing and sinking directions.

The LH0070 and LH0071 series combine excellent long term stability, ease of application, and low cost,

making them ideal choices as reference voltages in precision D to A and A to D systems.

Features

Accurate output voltage

LH0070 10V ±0.01% LH0071 10.24V ±0.01%

■ Single supply operation 12.5V to 40V

Low output impedance 0.1Ω

■ Excellent line regulation 0.1 mV/V
■ Low zener noise 100 µVp-p


■ 3-lead TO-5 (pin compatible with the LM109)

Short circuit proof

Low standby current


3 mA

Equivalent Schematic




Connection Diagram

TO-5 Metal Can Package



Order Number LH0070-0H, LH0071-0H, LH0070-1H, LH0071-1H, LH0070-2H or LH0071-2H See NS Package H03B




*Note. The output of the LH0070 and LH0071 may be adjusted to a precise voltage by using the above circuit since the supply current of the devices is relatively small and constant with temperature and input voltage. For the circuit shown, supply sensitivities are degraded slightly to 0.01%/V change in VOUT for changes in VIN and V—.

An additional temperature drift of 0.0001%/ $^{\circ}$ C is added due to the variation of supply current with temperature of the LH0070 and LH0071. Sensitivity to the value of R1, R2 and R3 is less than 0.001%/%.

*Output Voltage Fine Adjustment

Typical Applications



Statistical Voltage Standard

Absolute Maximum Ratings

Supply Voltage Power Dissipation (See Curve) Short Circuit Duration

Output Current

Operating Temperature Range Storage Temperature Range

Lead Temperature (Soldering, 10 seconds)

40V

600 mW

Continuous ±20 mA

-55°C to +125°C

-65°C to +150°C

300°C

Electrical Characteristics (Note 1)


PARAMETER	CONDITIONS	MIN	TYP	MAX	UNIT
Output Voltage	т _д = 25°C				
LH0070			10.000		V
LH0071			10,240		· V
Output Accuracy	T _A = 25°C				
0, -1			±0.03	±0.1	%
2			±0.02	±0.05	%
Output Accuracy	T _A = -55°C, 125°C				
–0 , –1				±0.3	%
-2				±0.2	%
Output Voltage Change With	(Note 2)				
Temperature]			
-0				± 0.2	%
-1			±0.02	± 0.1	9/
-2			±0.01	±0.04	%
Line Regulation	$13V \le V_{1N} \le 33V$, $T_{C} = 25^{\circ}C$				
-0,1			0.02	0.1	%
2	· •		0.01	0.03	%
Input Voltage Range		12.5		40	V
Load Regulation	$0 \text{ mA} \leq I_{OUT} \leq 5 \text{ mA}$		0.01	0.03	. %
Quiescent Current	$13V \le V_{IN} \le 33V$, $I_{OUT} = 0$ mA	1	3	5	m <i>A</i>
Change In Quiescent Current	ΔV_{IN} = 20V From 13V To 33V		0.75	1.5	m <i>A</i>
Output Noise Voltage	BW = 0.1 Hz To 10 Hz, TA = 25°C		20		μVp-r
Ripple Rejection	f = 120 Hz		0.01		%/Vp-r
Output Resistance			0.2	1	27
Long Term Stability	T _A = 25°C, (Note 3)				
-0, -1				±0.2	%/yr
-2				±0.05	%/yr


Note 1: Unless otherwise specified, these specifications apply for V_{1N} = 15.0V, R_{L} = 10 k Ω , and over the temperature range of -55° C \leq T $_{A}$ \leq +125°C.


Note 2: This specification is the difference in output voltage measured at TA = 85°C and TA = 25°C or TA = 25°C and TA = -25°C owith readings taken after test chamber and device-under-test stabilization at temperature using a suitable precision voltmeter.


Note 3: This parameter is guaranteed by design and not tested.


Typical Performance Characteristics














Typical Applications (Continued)




Typical Applications (Continued)






Precision Process Control Interface



Negetive 10V Reference



Boosted Reference For Low Input Voltages



Voltage References and Regulators

LH0075 Positive Precision Programmable Regulator


general description

The LH0075 is a precision programmable regulator for positive voltages. Regulated output voltages from 0 to 27V may be obtained using one external resistor. Also available without any external components are several fixed regulated voltages with accuracies to 0.1% (5V, 6V, 10V, 12V and 15V). The output current limit is adjustable from 0 to 200 mA using two external resistors. These features provide an inventory of precision regulated values in one package.

features

- Output adjustable to 0V
- Line regulation typically 0.008%/V
- Load regulation typically 0.075%
- Remote voltage sensing
- Ripple rejection of 80 dB
- Adjustable precision current limit
- Output currents to 200 mA
- Popular voltages available without external resistors


schematic diagram




connection diagram

typical applications

TO-8 Metal Can Package



Precision 15V Reference Supply without Current Limit



absolute maximum ratings

Input Voltage 32V Output Voltage 27V **Output Current** 200 mA Power Dissipation See Curve Operating Temperature Range TMIN TMAX LH0075 ~55°C to +125°C LH0075C 0°C to +70°C -65°C to +150°C Storage Temperature 300°C Lead Temperature (Soldering, 10 seconds)

electrical characteristics Unless otherwise specified conditions are for $T_{MIN} \le T_A \le T_{MAX}$


242445755	CONDITIONS		LH0075			LH0075C		UNITS
PARAMETER	CONDITIONS	MIN	TYP	MAX	MIN	TYP	MAX	UNITS
Line Regulation	Т _А - 25 ⁻ C		0.008	0.02		0.008	0.04	%/V
Load Regulation	T_A = 25°C, 1 mA \leq LOAD \leq 200 mA VOUT \leq 5V		2.5	7.5		2.5	15	mV
	$V_{OUT} \ge 5V$		0.055	0.15		0.055	0.3	%
Reference Current (IREF)	T _A = 25 C, V _{IN} = 15V	0.998	1.000	1.002	0.995	1.00	1.005	mA
Load Regulation	1 mA \leq ILOAD \leq 200 mA VOUT \leq 5V VOUT \leq 5V		4 0.075	15 0.3		4 0.075	25 0.5	mV %
Reference Current Drift (ΔIREF/ΔTemp)	V _{IN} = 15V		-0.0065			-0.0065		%/¨C
Minimum Load Current(I _{LIM})	(Note 1)	98	100	102	95	100	105	μΑ
Output Voltage Range		0		27	0		27	V
Minimum Input Voltage		8			8			V
Input-Output Differential Voltage	$T_A = 25$ C, 1 mA $\sim I_{LOAD} \sim 200$ mA		3.0	3.2		3.0	3.5	. V
Quiescent Supply Current			6	6.5		6.5	8	mA
Ripple Rejection	V _{OUT} = 5V, f = 120 Hz C _{REF} = 2.2 μF		65 80			65 80		dB dB
Initial Output Voltage Tolerance	(Note 2)		10.1	±0.5		+0.1	±1.0	%
Output Voltage Change with Temperature (ΔV _{OUT} / _A Temp)	(Note 3)		0.003			0.003		%/~C

Note 1: Minimum load current is established by I_{LIM}, the current from Q4. (See schematic). I_{LIM} goes directly to the output if the current limit feature is used.

Note 2: For V_{IN} = 15V and V_{OUT} obtained by using R5, R6, R7 and R12 individually.


Note 3: Total change over specified temperature range.

typical performance characteristics




typical applications (Continued)





Variable Voltage Reference with Current Limit



**Optional—improves transient response

$$R_{PROG} = \frac{V_{OUT} \text{ Desired}}{1 \text{ mA}} \qquad I_{OUT}(MAX) = \left[\frac{RLIMIT}{RSENSE} + 1\right] \times 100 \,\mu\text{A}$$

$$I_{OUT} \le 200 \text{ mA}$$

applications information

The LH0075 does not require capacitors for stable operation, but an input bypass is recommended if device is far from filter capacitors. A 0.1 μ F for input bypassing should be adequate for almost all applications.

applications information (Continued)

DESCRIPTION OF OPTIONS

Ripple Rejection Compensation. (Increases Ripple Rejection Typically to 80 dB)

The ripple rejection may be improved by connecting an external capacitor between pin 9 and ground. (The typical performance curves show the rejection with a capacitance of $2.2~\mu Fd$.)

Internal Voltage Programming

The LH0075 provides various precision output voltages simply by using one or more of the internal resistors. A particular voltage may be obtained by external connections as shown in Table I.




FIGURE 1

External Voltage Programming

An external resistance can be connected between pin 9 and ground to obtain any voltage from 0 to 27V using the following equation:

$$R_{EXT} = \frac{V_{OUT} Desired}{1 mA}$$

The reference current (IREF) has a typical temperature coefficient of -65 ppm/°C. Choosing a resistive material with a temperature coefficient of 65 ppm/°C will compensate the negative temperature coefficient, resulting in an output voltage with minimal change over the operating temperature range. Example of a good resistive material is Nichrome, which has a typical temperature coefficient of 80 ppm/°C.

Since a current source is used as a reference, this makes remote voltage programming possible.

Current Limit Programming

The maximum current output of the device may be limited by adding two external resistors as shown below. The resistor values are easily calculated with the following equation:

$$I_{OUT(MAX)} = \begin{bmatrix} \frac{R_{LIMIT}}{R_{SENSE}} + 1 \end{bmatrix} \times 100 \,\mu A$$

where RSENSE = 1 to 10Ω




FIGURE 2. Current Limit Programming

This programmable current limit feature can be extended to make the LH0075 a programmable constant current source. This can be done by leaving pin 9 open and setting RLIMIT and RSENSE as desired.

For applications where the current limit is used, a minimum load current of 100 μA is established at the output. This arises from the fact that the constant current used in setting maximum output current is 100 μA , and it goes directly to the output of the LH0075. If the total current drawn from the output is less than the minimum, the output will rise.

As in the remote voltage adjustment application, remote current sensing can be applied similarly. RSENSE must be placed as close to the output of the LH0075 as possible, but RLIMIT can be a fixed resistor or potentiometer located remotely from the device.

TABLE I. Connection Scheme for Internal Available Output Voltages

OUTPUT VOLTAGE (V)	PIN 5	PIN 6	PIN 7	PIN 8	PIN 9
5			Gnd		
6				•	-
8	•	•		•	
10		Gnd	•		-
12	Gnd		•		
15		Gnd		· · · · · · · · · · · · · · · · · · ·	
18			•		-

Voltage References and Regulators

LH0076 Negative Precision Programmable Regulator


General Description

The LH0076 is a precision programmable regulator for negative voltages. Regulated output voltages from 0 to -27V may be obtained by using 1 external resistor. Also available without any external components are several fixed regulated voltages with accuracies to 0.1% (-3V, -5V, -6V, -8V, -9V, -12V, -15Vand -18V). The output current limit is adjustable from 0 to 200 mA using 2 external resistors. These features provide an inventory of precision regulated values in 1 package.


Features

- Line regulation typically 0.005%/V
- Load regulation typically 0.02%
- Remote voltage sensing
- Ripple rejection-70 dB
- Output Adjustable to 0V
- Adjustable precision current limit
- Output current to 200 mA


Schematic Diagram



Connection Diagram



Typical Application



^{*}Recommended if device is far from filter capacitors

7-13

Absolute Maximum Ratings

Lead Temperature (Soldering, 10 seconds)

 Input Voltage
 -32V

 Output Voltage
 -27V

 Output Current
 200 mA

 Power Dissipation
 See Curve

 Operating Temperature
 LH0076
 -55°C to +125°C

 LH0076C
 -25°C to +85°C

 Storage Temperature
 -65°C to +150°C

 $\textbf{Electrical Characteristics} \ \ \text{Conditions are for } T_{MIN} \leq T_{A} \leq T_{MAX} \ \ \text{unless otherwise specified.}$

PARAMÉTER	CONDITIONS		LH0076			LH0076C		
TANAMETER	CONDITIONS	MIN	TYP	MAX	MIN	TYP	MAX	UNITS
Line Regulation	TA ≈ 25°C		0.005	0.02		0.005	0.04	%/V
Load Regulation	T _A = 25°C, 1 mA < I _{LOAD} < 200 mA							
	$V_{OUT} \ge -5V$			7.5		1	15	mV
	V _{OUT} ≤ −5V		0.02	0.15		0.02	0.3	%
Reference Current (IREF)	TA = 25°C, VIN =15V	0.998	1.000	1.002	0.995	1.000	1.005	mA
Reference Current Drift (ΔIREF/	V _{IN} = -15V		-0.0065			-0.0065		%/°C
ΔTemp)								
Minimum Load Current (ILIM)	(Note 1)	98	100	102	95	100	105	μΑ
Output Voltage Range		0		-27	0	}	−2 7	V
Minimum Input Voltage		-8			8			· v
Input-Output Differential Voltage	T_A = 25°C, 1 mA $<$ 1 $_{LOAD}$ $<$ 200 mA		2.7	3.2		2.7	3.5	v
Quiescent Supply Current			9	10		9	11	mA
Ripple Rejection	V _{OUT} = -5V, f = 120 Hz		70			70		dB
Initial Output Voltage Tolerance	T _A = 25 ^o C, (Note 2)		÷0.1	±0.5		±0.1	±1.0	%
Output Voltage Change with	(Note 3)		0.003			0.003		%/°C
Temperature								


300°C


Note 1: Minimum load current is established by I_{LIM}, the current to Q2 (see schematic). I_{LIMIT} draws directly from the output if current limit feature is used.


Note 2: For VIN = -15V and VOUT obtained by using R4, R5, R6 and R8 individually.


Note 3: Total change over specified temperature range.


Typical Performance Characteristics


































Typical Application (Continued)

Variable Voltage Reference with Current Limit



2-Amp Regulator with Current Limit



*Recommended if device is far from filter capacitors

Application Information

The LH0076 does not require external capacitors for stable operation. However, an input bypass is recommended if the device is far from filter capacitors. A 0.1 μF for input bypassing should be adequate for most applications.

DESCRIPTION OF OPTIONS

External Voltage Programming

An external resistance can be connected between pin 10 and ground to obtain any voltage from 0 to -27V using the following equation:

$$R_{EXT} = \frac{V_{OUT} \text{ desired}}{-1 \text{ mA}}$$

The reference current (IREF) has a typical temperature coefficient of ~60 ppm/°C. Choosing a resistive material with a temperature coefficient of 60 ppm/°C will compensate the negative tempco of the reference current, resulting in an output voltage with minimal change over the operating temperature range. Example of a good resistive material is nichrome, which has a typical tempco of 80 ppm/°C. Nichrome is the resistive material used in the LH0076, resulting in output voltage drift of 20 ppm/°C typically.


Application Information (Continued)

Because a current source is used as a reference, remote voltage programming is possible.

Internal Voltage Programming

The LH0076 provides various precision output voltages simply by using 1 or more of the internal programming resistors. These voltages may be obtained by using the connections as shown in Table I.

RTOTAL is the total resistance between pin 10 and ground



R4, R5, R6 and R8 are precision trimmed to 0.1%

FIGURE 1

Current Limit Programming

The maximum current output of the device may be limited by adding 2 external resistors as shown in *Figure 2*. The resistor values are calculated using the following equation:

$$IOUT(MAX) = \left[\frac{RLIMIT}{RSENSE} + 1\right] \times 100 \,\mu A$$

where RSENSE * 1 to 10 Ω

This programming current limit feature can be extended to make the LH0076 a programmable current sink. This can be done by leaving pin 10 open and setting RLIMIT and RSENSE as desired. (See Figure 3).




FIGURE 2. Current Limit Programming

For applications where the current limit is used, a minimum load current of 100 μ A is established at the output. This arises from the fact that the constant current used in setting maximum output current is 100 μ A, and it comes directly from the output of the LH0076. If the total load current is less than this minimum current, the output will drop.

As in the remote voltage adjustment application, remote current sensing can be applied similarly. RSENSE should be placed as close to the output of the LH0076 as possible, but RLIMIT can be a resistor or potentiometer located remotely from the device.




FIGURE 3. Precision Current Sink

TABLE I. Connection Scheme for Internally Available Output Voltages

OUTPUT VOLTAGE (V)	PIN 1	PIN 2	PIN 7	PIN 10	PIN 11
-3					Gnd
-5			•	-	
-6	•	Gnd		•	
8			•		-
-9	Gnd			•	-
-12	Gnd				
–15		Gnd		•	-
-18		Gnd			



Voltage References and Regulators

LM129/LM329 Precision Reference

general description

The LM129 and LM329 family are precision multicurrent temperature compensated 6.9V zener references with dynamic impedances a factor of 10 to 100 less than discrete diodes. Constructed in a single silicon chip, the LM129 uses active circuitry to buffer the internal zener allowing the device to operate over a 0.5 mA to 15 mA range with virtually no change in performance. The LM129 and LM329 are available with selected temperature coefficients of 0.001, 0.002, 0.005 and 0.01%/°C. These new references also have excellent long term stability and low noise.

A new subsurface breakdown zener used in the LM129 gives lower noise and better long term stability than conventional IC zeners. Further the zener and temperature compensating transistor are made by a planar process so they are immune to problems that plague ordinary zeners. For example, there is virtually no voltage shifts in zener voltage due to temperature cycling and the device is insensitive to stress on the leads.

The LM129 can be used in place of conventional zeners with improved performance. The low dynamic impedance

simplifies biasing and the wide operating current allows the replacement of many zener types.


The LM129 is packaged in a 2-lead TO-46 package and is rated for operation over a -55°C to +125°C temperature range. The LM329 for operation over 0-70°C is available in both a hermetic TO-46 package and a TO-92 epoxy package.

features


- 0.6 mA to 15 mA operating current
- 0.6Ω dynamic impedance at any current
- Available with temperature coefficients of 0.001%/°C
- 7µV wideband noise
- 5% initial tolerance
- 0.002% long term stability
- Low cost
- Subsurface zener

typical applications


Low Cost 0-25V Regulator



Simple Reference



Adjustable Bipolar Output Reference



absolute maximum ratings

30 mA Reverse Breakdown Current **Forward Current** Operating Temperature Range LM129 -55°C to +125°C 0°C to +70°C LM329 -55°C to +150°C Storage Temperature Range 300°C Lead Temperature (Soldering, 10 seconds)


electrical characteristics (Note 1)

	001151710110	LN	1129A, B	3, C	LI	М329В, (C, D	LINUTO
PARAMETER	CONDITIONS	MIN	TYP	MAX	MIN	TYP	MAX	UNITS
Reverse Breakdown Voltage	$T_A = 25^{\circ}C$, 0.6 mA $\leq I_B \leq 15$ mA	6.7	6.9	7.2	6.6	6.9	7.25	٧
Reverse Breakdown Change with Current	$T_A = 25^{\circ}C$, 0.6 mA $\leq I_B \leq 15$ mA		9	14		9	20	m∨
Reverse Dynamic Impedance	$T_A = 25^{\circ}C, I_R = 1 \text{ mA}$		0.6	1	3	0.8	2	Ω
RMS Noise	$T_A = 25^{\circ}C$, 10 Hz \leq F \leq 10 kHz		7	20	i i	7	100	μ∨
Long Term Stability	$T_A = 45^{\circ}C \pm 0.1^{\circ}C,$ $I_R = 1 \text{ mA} \pm 0.3\%$		20			20		ppm
Temperature Coefficient LM129A	I _R = 1 mA	i	6	10				ppm/°C
LM129B, LM329B			15	20		15	20	ppm/°C
LM129C, LM329C LM329D			30	50		30 50	50 100	ppm/°C
Change In Reverse Breakdown Temperature Coefficient	$1~\text{mA} \leq I_{R} \leq 15~\text{mA}$		1_~			1		ppm/°C
Reverse Breakdown Change with Current	1 mA \leq $I_{R} \leq$ 15 mA		12			12		m∨
Reverse Dynamic Impedance	$1 \text{ mA} \leq I_{\text{R}} \leq 15 \text{ mA}$	ļ	0.8			1		Ω


2 mA

Note 1: These specifications apply for -55° C \leq T_A \leq +125 $^{\circ}$ C for the LM129 and 0 $^{\circ}$ C \leq T_A \leq +70 $^{\circ}$ C for the LM329 unless otherwise specified. The maximum junction temperature for an LM129 is 150 $^{\circ}$ C and LM329 is 100 $^{\circ}$ C. For operating at elevated temperature, devices in TO-46 package must be derated based on a thermal resistance of 440° C/W junction to ambient or 80° C/W junction to case. For the TO-92 package, the derating is based on 180°C/W junction to ambient with 0.4" leads from a PC board and 160°C/W junction to ambient with 0.125" lead length to a PC board.


typical applications (con't)




External Reference for Temperature Transducer



typical applications (con't)




Buffered Reference with Single Supply



connection diagrams


Metal Can Package



BOTTOM VIEW

Order Number LM129AH, LM129BH LM129CH, LM329BH, LM329CH or LM329DH See NS Package H02A


Plastic Package





BOTTOM VIEW


Order Number LM329BZ, LM329CZ or LM329DZ See NS Package Z03A


typical performance characteristics



















Voltage References and Regulators

LM199A/LM299A/LM399A Precision Reference

general description

The LM199A/LM299A/LM399A are precision, temperature-stabilized monolithic zeners offering temperature coefficients a factor of ten better than high quality reference zeners. Constructed on a single monolithic chip is a temperature stabilizer circuit and an active reference zener. The active circuitry reduces the dynamic impedance of the zener to about 0.5Ω and allows the zener to operate over 0.5 mA to 10 mA current range with essentially no change in voltage or temperature coefficient. Further, a new subsurface zener structure gives low noise and excellent long term stability compared to ordinary monolithic zeners. The package is supplied with a thermal shield to minimize heater power and improve temperature regulation.

The LM199A series references are exceptionally easy to use and free of the problems that are often experienced with ordinary zeners. There is virtually no hysteresis in reference voltage with temperature cycling. Also, the LM199A is free of voltage shifts due to stress on the leads. Finally, since the unit is temperature stabilized, warm up time is fast.

The LM199A can be used in almost any application in place of ordinary zeners with improved performance. Some ideal applications are analog to digital converters,


calibration standards, precision voltage or current sources or precision power supplies. Further in many cases the LM199A can replace references in existing equipment with a minimum of wiring changes.


The LM199A series devices are packaged in a standard hermetic TO-46 package inside a thermal shield. The LM199 is rated for operation from ~55°C to +125°C while the LM299A is rated for operation from ~25°C to +85°C and the LM399A is rated from 0°C to +70°C.

features

- Guaranteed 0.00005%/°C temperature coefficient
- Low dynamic impedance 0.5Ω
- Initial tolerance on breakdown voltage 2%
- Sharp breakdown at 400μA
- Wide operating current 500µA to 10 mA
- Wide supply range for temperature stabilizer
- Guaranteed low noise
- Low power for stabilization 300 mW at 25°C
- Long term stability 20 ppm

schematic diagrams





connection diagram

Metal Can Package



Order Number LM199AH LM299AH LM399AH See Package H04D

TOP VIEW

functional block diagram



absolute maximum ratings

Temperature Stabilizer Voltage	40V
Reverse Breakdown Current	20 mA
Forward Current	1 mA
Reference to Substrate Voltage V _(RS) (Note 1)	+40V
	-0.1V
Operating Temperature Range	
LM199A	-55°C to +125°C
LM299A	−25°C to +85°C
LM399A	0°C to +70°C
Storage Temperature Range	-55°C to +150°C
Lead Temperature (Soldering, 10 seconds)	300°C

electrical characteristics (Note 2)


PARAMETER	CONDITIONS	L	и199A, LM	1299A		LM399A		
TANAMETER	CONDITIONS	MIN	TYP	MAX	MIN	TYP	MAX	UNITS
Reverse Breakdown Voltage	$0.5 \text{ mA} \leq I_{R} \leq 10 \text{ mA}$	6.8	6.95	7.1	6.6	6.95	7.3	V
Reverse Breakdown Voltage Change With Current	$0.5 \text{ mA} \leq I_R \leq 10 \text{ mA}$		6	9		6	12	m∨
Reverse Dynamic Impedance	I _R = 1 mA		0.5	1		0.5	1.5	Ω
Reverse Breakdown Temperature Coefficient	$ \begin{vmatrix} -55^{\circ}C \le T_{A} \le 85^{\circ}C \\ 85^{\circ}C \le T_{A} \le 125^{\circ}C \end{vmatrix} LM199A $		0.00002 0.0005	0.00005 0.0010				%/°C %/°C
	$-25^{\circ}C \le T_{A} \le 85^{\circ}C$ LM299A $0^{\circ}C \le T_{A} \le 70^{\circ}C$ LM399A		0.00002	0.00005		0.00003	0.0001	%/°C %/°C
RMS Noise	$10 \text{ Hz} \le f \le 10 \text{ kHz}$		7	20		7	50	μV
Long Term Stability	Stabilized, $22^{\circ}C \le T_A \le 28^{\circ}C$, 1000 Hours, $I_B = 1 \text{ mA } \pm 0.1\%$		20			20		ppm
Temperature Stabilizer Supply Current	$T_A = 25^{\circ}C$, Still Air, $V_S = 30V$ $T_A = -55^{\circ}C$		8.5 22	14 28		8.5	15	mA
Temperature Stabilizer Supply Voltage (Note 3)		9		40	9		40	· V
Warm-Up Time to 0.05%	V _S = 30V, T _A = 25°C		3			3		Seconds
Initial Turn-on Current	$9 \le V_S \le 40$, $T_A = 25^{\circ}C$		140	200		140	200	mA


Note 1: The substrate is electrically connected to the negative terminal of the temperature stabilizer. The voltage that can be applied to either terminal of the reference is 40V more positive or 0.1V more negative than the substrate.


Note 2: These specifications apply for 30V applied to the temperature stabilizer and $-55^{\circ}C \le T_{A} \le +125^{\circ}C$ for the LM199A; $-25^{\circ}C \le T_{A} \le +85^{\circ}C$ for the LM299A and $0^{\circ}C \le T_{A} \le +70^{\circ}C$ for the LM399A.


Note 3: CAUTION. If the device is operated for more than 60 seconds with heater supply voltage between 2V and 9V the heater temperature control circuitry is not properly biased and the device can rise to approximately +150°C.


typical performance characteristics























Low Frequency Noise Voltage






typical applications Single Supply Operation **Split Supply Operation** 9V TO 40V -TEMPERATURE STABILIZER TEMPERATURE STABILIZER 6.95V Negative Heater Supply with **Buffered Reference** Positive Reference With Single Supply +15V TEMPERATURE STABILIZER TEMPERATURE STABILIZER −9V TO −33V **Positive Current Source** 10V TO 40V-TEMPERATURE STABILIZER 2N2219 LM199A OUTPUT 10 mA 4.3k Standard Cell Replacement 15 V TO 20 V OUTPUT ADJUST TEMPERATURE STABILIZER LM199A


typical applications (con't)


Negative Current Source



Portable Calibrator*


Square Wave Voltage Reference






*Warm-up time 10 seconds; intermittant operation does not degrade long term stability.

14V Reference




Precision Clamp*




typical applications (con't)

0V to 20V Power Reference



Bipolar Output Reference





Section 8

Analog Switches 8

Section 8. Analog Switches

		Drain-Source	Drain-Gate	1].	Part N	lumber	
Fui Type	Style	"On" Resistance	Leakage Current	ton	toff	-55°C to 125°C	-25°C to 85°C	Page Number
PMOS	DPDT	200 Ω	200 pA	350 ns	600 ns	AH0014	AH0014C	8-7
PMOS	DPDT	200 Ω	200 pA	100 ns	600 ns	AH0015	AH0015C	8-7
PMOS	Dual DPST	200 Ω	200 pA	100 ns	600 ns	AH0019	AH0019C	8-7
NJFET	Dual SPDT	10Ω	10 nA	1.0 µs	2.5µs	AH0140	AH0140C	8-10
NJFET	Dual SPDT	15Ω	10 nA	1.0 µs	2.5 µs	AH0153	AH0153C	8-10
NJFET	Dual SPDT	30 Ω	1nA	0.8µs	1.0 µs	AH0129	AH0129C	8-10
NJFET	Dual SPDT	50Ω	1nA	0.8µs	1.0 µs	AH0153	AH0153C	8-10
NJFET	Dual SPDT	80Ω	1 nA	0.8 µs	1.0 µs	AH0126	AH0126C	8-10
NJFET	Dual SPDT	10Ω	10 nA	1.0 µs	2.5 µs	AH0141	AH0141C	8-10
NJFET	Dual SPST	15Ω	10 n A	1.0 µs	2.5 µs	AH0151	AH0151C	8-10
NJFET	Dual SPST	30 Ω	1nA	0.8 µs	1.0 µs	AH0133	AH0133C	8-10
NJFET	Dual SPST	50 Ω	1nA	0.8μs	1.0 µs	AH0152	AH0152C	8-10
NJFET	Dual SPST	80 Ω	1nA	0.8µs	1.0 µs	AH0134	AH0134C	8-10
NJFET	DPDT	10Ω	10 n A	1.0 µs	2.5 µs	AH0145	AH0145C	8-10
NJFET	DPDT	15Ω	10 nA	1.0 µs	2.5 µs	AH0163	AH0163C	8-10
NJFET	DPDT	30 Ω	1nA	0.8 µs	1.0 µs	AH0139	AH0139C	8-10
NJFET	DPDT	. 50Ω	1 nA	0.8µs	1.0 µs	AH0164	AH0164C	8-10
NJFET	DPDT	80Ω	1 nA	0.8 µs	1.0 µs	AH0142	AH0142C	8-10
NJFET	SPDT	10 Ω	10 n A	1.0 µs	2.5 µs	AH0146	AH0146C	8-10
NJFET	SPDT	15Ω	10 n A	1.0 µs	2.5 µs	AH0161	AH0161C	8-10
NJFET	SPDT	30 Ω	1 nA	0.8 µs	1.0 µs	AH0144	AH0144C	8-10
NJFET	SPDT	50 Ω	1 nA	0.8μs	1.0 µs	AH0162	AH0162C	8-10
NJFET	SPDT	80Ω	1nA	0.8µs	1.0 µs	AH0143	AH0143C	8-10
NJFET	Dual SPST	100 Ω	1nA	1.5 µs	0.75µs	AH2114	AH2114C	8-17

Additional information on analog switches may be found in the FET and Linear Data Books.

Analog Switches/Multiplexers Selection Guide

1 .	į	_	_		_									_					,			,			_		_	
tON/tOFF TYP				150/150 ns	1/0.2µs	50/50 ns												300.600 ps	1:0 2:18	50.50 oc	150/160 or	200						
VS TYP				1.5	-15	17.5						e E						15. st	, 4	2 4	7 2	3						
LOGIC					11						į	1						Ŧ	-	CAROL	CAROS	CARLOS						
PART L NUMBER II				CD4052	LF11509	CD45298						AMIZOUS/MINISOR/	40CC1/41/41					AM42 20E	211100	CP 41308	CD45295	CD4031						
(VA)	(ERS		fferential	+7.5	12, 15	.75						Am De						ų	12 47	12, 13	6	c.						
Ron (Ω)	MULTIPLEXERS		4-Channel D	280 +7.5	,320	270				7	o-Channet	0061-067					0	a cuavuel	004.002	nes C	270	780						
10N/tOFF TYP		0.8/1:1µs	0.5,0 9µs	0.5/0.9us	0.8/1.1µs	0.5/0.9µs	35/600 ns	1.2µs/50 ns		;	150:150 ns			0.8/1.1µs	0.5/0.9μs	0.5/0.9µs	0.8/1.1µs	0.5:0.9µs	100/400 ns				0.8/1 1/85	0.5:0.9µs	0.5:0 9s	0.8/1.1µs	0.5/0.9µs	350/400 ns
VS (V) TYP		18, 12	18, 12	-18, 12	115	. 15	-15				7.5			18, 12	-18, 12	18, 12	115	-15	20, 10, 5				-18, 12	-18, 12	-18, 12	*15	÷15	-20, 10, 5
LOGIC				1.L			15V TTL			;	CMOS					TTL			Ë					116			Ŧ	TTL
PART		AH0146/DG146	AH0144:DG144	AH0143:DG143	AH0161/DG161	AH0162:DG162	AH2114 (Sw. 1)	(Sw. 2)			CD4053			AH0140:DG140	AH0129/DG129	AH0126/DG126	AH0153/DG153	AH0154/DG154	AH0019				AH0145/DG145	AH0139/DG139	AH0142/DG142	AH0163/DG163	AH0164/DG164	AH0014
, _A ,()		10	.10	10	7.5	17.5	φ				.7.5			10	10	01.	97.	.75	10				.10	.10	.10	1.5	+7.5	.10
Ron (Ω)	SPDT	0	8	80	15	20	100			Triple SPDT	280		Dual DPST	10	2 6	80	15	98	200 600			Dual DPD1	10	30	80	15	20	200:600
tON/tOFF TYP		0.8/1 1µs	0.5/0.9µs	0.5/0.9µs	0.8/1.1µs	0.5/0 9µs				100/400 ns	90/500 ns	30/500 ns	90/500 ns	90/500 ns	90/500 ris	90/500 ns	90/500 ns	90/500 ns	90/500 ns	90,500 ns			180/150 ns	300/150 ns				
V. (V. V. V. V. V. V. V. V. V. V. V. V. V. V		-18, 12		18, 12	- 15	+15				-20, 10, 5	-15	115	115	•15	115	:15	.15	115	15	115	:7.5	+7.5	15,5	+15,5				
LOGIC		ŢŢ	111	Ħ	Ĭ	TT				TTL	Ή	Ĭ	Ĕ	Ĕ	11.	ĭ	11	11	π	111	CMOS	CMOS	II	Ĕ				
PART NUMBER		AH0141/DG141	AH0133/DG133	AH0134/DG134	AH0151/DG151	AH0152/DG152				AH0015	LF11201	LF11202	LF11331	LF11332	LF11333	LF13201	LF13202	LF13331	LF13332	LF13333	CD4066	CD4016	AM193	AM194				
, y (§)		£10	+10	10	±7.5	47.5																.7.5						
Ron (D)	Dual SPST	10	30	88	15	25			Quad SPST	200-600	.500	.200	.500	200	.500	. 250	.250	.250	.250	. 250	280	850	•30	. 75				

 $[\]mathsf{R}_{\mathsf{OM}}$ max ℓ^a T_A = 25°C. $V_{\mathsf{A}^{11}} = \mathsf{maximum} \text{ voltage or current to be safely switched.}$ Part number = basic numbertalternate number (i.e., AM181:DG181) May be ordered by either number.

AM, AHS Series data sheets may be found in the FET Data Book. LF Series products are to be found in the Linear Data Book. CD Series data sheets are in the CMOS Data Book.



Analog Switches Cross Reference Guide

#

DG154/DG454 2-DPST/5071/75V/+15V DG162/DG462 SPDT/5071/75V/+15V DG162/DG463 SPDT/5071/75V/+15V DG164/DG464 DPDT/5071/75V/+15V DG172 SPDT/5071/75V/+15V DG173 SPST/5071/8V/+18V,12V H5001 SPST/5071/8V/-18V,12V H5002 SPST/5071/8V/-18V,12V H5004 SPST/5071/10V/-18V,12V H5004 SPST/5071/10V/-18V,12V H5005 SPST/5071/10V/-18V,12V H5006 SPST/5071/10V/-18V,12V H5006 SPST/5071/10V/-18V,12V H5006 SPST/5071/10V/-18V,12V H5007 SPST/5071/10V/-18V,12V H5007 SPST/5071/10V/-18V,12V H5007 SPST/5071/10V/-18V,12V H6007 SPST/5071/10V/-18V,12V H6007 SPST/5071/10V/-18V,12V H6008 BC-h MUX/45021/-10V MM452/MM552 SPST/200-60021/-10V MM455/MM55 GPST/200-60021/-10V H6009 BC-h Dff, MUX/40021/-115V H6070 BC-h MUX/28021/-75V/-75V MC14051 BC-h MUX/28021/-75V/-75V MC14052 BC-h MUX/28021/-75V/-75V MC14053 SPST/2001/-75V/-75V MC14054 BC-h MUX/28021/-75V/-75V MC14055 BC-h MUX/28021/-75V/-75V MC14055 BC-h MUX/28021/-75V/-75V	NATIONAL PIN-FOR-PIN
GG461 GG462 GG463 GG464 GG465 GG464 GG465 GG464 GG465 GG464 GG465 GG464 GG465	CD4066
G462 G463 G464 G465 G464 III MM550 MM550 G464 III G465 G465 G465 G465 G465 G465 G465 G465	
G464 G464 MM550 MM50 MM550 MM550 MM550 MM550 MM550 MM550 MM550 MM550 MM550 MM550 MM5	
MM550 MM551 MM552 MM555	
MM550 MM551 MM552 MM555 MM556	
MA550 MA551 MA552 MA555	
IM550 IM551 IM555	
MM550 MM551 MM555	
MM550 MM551 MM555	
IM550 IM551 IM552 IM555	
MA550 MA551 MA552 MA555	
MM550 MM551 MM552 MM555	
MA550 MA551 MA552 MA555 MA555	
IM551 IM552 IM555	
IM555	
M555	

., , ,	
, ,	
•	



*Denotes items which have a maximum analog voltage of ±15V, the National equivalent devices have ±10V maximum analog voltage.

FUNCTIONAL EQUIVALENT

MM455/MM555

4H0019

1/2AM182

CD4016 CD4052 CD4053 CD4051

> 8-Ch. MUX/280Ω/±7.5V/±7.5V 4-Ch. MUX/280Ω/±7.5V/±7.5V

4-SPST/400\(\Omega\) 17.5V/±7.5V

exas Instruments

3H0014

DPDT/150-500Ω/±10V/-20V

DG173

DG201 DG501

DG163

10 \ 5 \

LF11201

8-Ch. MUX/200-80012/±5V/~15V,5V 4-Ch, Diff, MUX/200--700Ω/±10V/

DG511

4-SPST/100Ω/*/+15V

F4016 FF4051 F4052 TF 4053

1-SPDT/280Ω/±7.5V/±7.5V

MM454/MM554

AM3705

AH0134 4H0129 AH0133 AH0133 AH0141 AH0134 AH0134 AH0134 AH0140

AH0134



DEVICE NUMBER

CD4016 CD4052 CD4053 CD4066

RCA PC

CD4051

PIN-FOR-PIN NATIONAL F11506 F11508 F11507 F11509 CD4052 CD4016 CD4051 CD4053 3D4016 CD4066 2-DPST/30Ω/-6V,10V/-18V,15V 2-SPST/30\(\omega\)-(10\(\omega\)-15\(\omega\) -SPST/30\(\Omega\)-6\(\U00110\)/-18\(\U00110\) 2-SPST/1001/-6V,10V/-18V,15V 2-DPST/100-500Ω/±10V/-20V, 3-SPST/200-600\\dagg\\pm10V/-20V, 4-Ch. Diff. MUX/400Ω/*/±15V 8-Ch. MUX/280Ω/±7.5V/±7.5V 3-Ch. Diff. MUX/400Ω/*/±15V 4-Ch. MUX/280Ω/±7.5V/±7.5V 2-SPST/50Ω/±10V/~18V,15V 2-SPST/50\\0,16V/-18V,15V 2-SPST/60\(\Omega\) ± 10V/-18V,15V :-DPST/15\(\Omega\)-18V,15V -SPST/60\(\Omega\)-18V,15V -SPST/60Ω/±10V/-18V.15V TYPE/RON/VA/VS 3-SPDT/280Ω/±7.5V/±7.5V 1-SPST/400Ω/±7.5V/±7.5V 1-SPST/800Ω/±7.5V/±7.5V 4-SPST/2800/±7.5V/±7.5V 6-Ch. MUX/400Ω/*/±15V SPST/60Ω/±10V/±15V,5V 8-Ch. MUX/400Ω/*/±15V Analog Switches Cross Reference Guide 00,50 100,50 eledyne-Crystalonics 31455/\$1555 NUMBER DEVICE CAG-27-10 3GM122 CM4016 CM4052 2AG-45 DG506 DG509 Solitron CM4051 CM4053 3M4116 CAG-13 CAG-21 CAG-22 **CAG-23** 2AG-24 2AG-30 CAG-42 CAG-48 **D4066** DG507 DG508 CS4R FUNCTIONAL EQUIVALENT AH0015 PIN-FOR-PIN NATIONAL CD4016 CD4053 CD4066 AH0140 3H0142 AH0143 AH0144 AH0145 AH0146 AH0152 CD4052 AH0133 AH0134 AH0139 AH0141 4H0151 AH0153 AH0154 AH0161 4H0162 CD4051 4.SPST/200-600n/±10V/-20V, 4-Ch. MUX/280Ω/±7.5V/±7.5V 8-Ch. MUX/280Ω/±7.5V/±7.5V 2-DPST/80Ω/±10V/-18V,12V 2-DPST/30Ω/±10V/-18V,12V 2-DPST/10Ω/±10V/-18V,12V 2-DPST/10\(\Omega\) ± 10V/-18V, 12V 2-SPST/30Ω/±10V/-18V.12V 2-SPST/80\(\Omega\)-18V,12V 2-SPST/10Ω/±10V! 18V 12V TYPE/RON/VA/VS DPDT/8012/±10V/-18V,12V SPDT/30Ω/±10V/~18V,12V SPDT/80Ω/±10V/-18V,12V SPDT/10Ω/±10V/-18V,12V 3-SPDT/280Ω/±7.5V/±7.5V 4-SPST/85032/±7.5V/±7.5V 4-SPST/280\\27.5V\\27.5V 2-DPST/50\O;15V/±15V 2-DPST/10\(\Omega\)+15V 2-SPST/15\\rangle 7.5V/±15V 2-SPST/50\(\Omega\) ± 1.5V/±15V DPDT/30Ω/±10V/±15V DPDT/15Ω/±7.5V/±15V DPDT/500/±7.5V/±15V SPDT/15Ω/±7.5V/±15V SPDT/50Ω/±7.5V/±15V

DG129

56133 DG134 DG139 DG140 DG142 DG144 DG145 DG146 DG151 DG152 DG153 DG154 DG161 DG162

DG141

DG143

National Semiconductor

Analog Switches

AH0014/AH0014C DPDT, AH0015C Quad SPST, AH0019/AH0019C Dual DPST-TTL/DTL Compatible MOS Analog Switches

general description

This series of TTL/DTL compatible MOS analog switches feature high speed with internal level shifting and driving. The package contains two monolithic integrated circuit chips: the MOS analog chip is similar to the MM450 type which consists of four MOS analog switch transistors; the second chip is a bipolar I.C. gate and level shifter. The series is available in both hermetic dual-in-line package and flatpack.

features

- Large analog voltage switching
- ±10V
- Fast switching speed
- 500 ns
- Operation over wide range of power supplies
- Low ON resistance


- 200Ω
- High OFF resistance
- $10^{11}\Omega$


- Fully compatible with DTL or TTL logic
- Includes gating and level shifting


These switches are particularly suited for use in both military and industrial applications such as commutators in data acquisition systems, multiplexers, A/D and D/A converters, long time constant integrators, sample and hold circuits, modulators/demodulators, and other analog signal switching applications.

The AH0014, AH0015 and AH0019 are specified for operation over the -55°C to +125°C military temperature range. The AH0014C, AH0015C and AH0019C are specified for operation over the -25°C to +85°C temperature range.

block and connection diagrams









Order Number AH0014D or AH0014CD See Package D14D Order Number AH0015D or AH0015CD See Package D16C Order Number AH0019D or AH0019CD See Package D14D

typical applications





^{*}Previously called NH0014/NH0014C and NH0019/NH0019C

absolute maximum ratings

V _{CC} Supply Voltage	7.0V
V Supply Voltage	-30V
V ⁺ Supply Voltage	+30V
V ⁺ /V ⁻ Voltage Differential	40V
Logic Input Voltage	5.5V
Storage Temperature Range	~65°C to +150°C
Operating Temperature Range	
AH0014, AH0015, AH0019	-55°C to +125°C
AH0014C, AH0015C, AH0019C	-25°C to +85°C
Lead Temperature (Soldering, 10 sec)	300°C

electrical characteristics (Notes 1 and 2)

PARAMETER	CONDITIONS	MIN	ТҮР	MAX	UNITS
Logical "1" Input Voltage	V _{CC} = 4.5V	2.0			V
Logical "0" Input Voltage	V _{CC} = 4.5V			0.8	v
Logical "1" Input Current	V _{CC} = 5.5V V _{IN} = 2.4V			5	μΑ
Logical "1" Input Current	V _{CC} = 5.5V V _{IN} = 5.5V			1	μА
Logical "0" Input Current	V _{CC} = 5.5V V _{IN} = 0.4V		0.2	0.4	mA .
Power Supply Current Logical "1" Input — each gate (Note 3)	$V_{CC} = 5.5V$ $V_{1\dot{N}} = 4.5V$		0.85	1.6	mA
Power Supply Current Logical "O" Input — each gate (Note 3) AH0014, AH0014C AH0015, AH0015C AH0019, AH0019C	V _{CC} = 5.5V V _{IN} = 0V		1.5 0.22 0.22	3.0 0.41 0.41	mA mA mA
Analog Switch ON Resistance each gate	V _{IN} (Analog) = +10V V _{IN} (Analog) = -10V		75 150	200 600	Ω
Analog Switch OFF Resistance			1011		Ω
Analog Switch Input Leakage Current – each input (Note 4)	V _{IN} = -10V				
AH0014, AH0015, AH0019	T _A = 25°C T _A = 125°C		25 25	200 200	pA nA
AH0014C, AH0015C, AH0019C	T _A = 25°C T _A = 70°C		0.1 30	10 100	nA nA
Analog Switch Output Leakage Current – each output (Note 4)	V _{OUT} = -10V				
AH0014, AH0015, AH0019	T _A = 25°C T _A = 125°C		40 40	400 400	pA nA
AH0014C; AH0015C, AH0019C	$T_A = 25^{\circ}C$ $T_A = 70^{\circ}C$		0.05 4	10 50	nA nA
Analog Input (Drain) Capacitance	1 MHz @ Zero Bias		8	10	ρF
Output Source Capacitance	1 MHz @ Zero Bias		11	13	pF
Analog Turn-OFF Time - toFF	See test circuit; T _A = 25°C		600	750	ns
Analog Turn ON Time — t _{ON} AH0014, AH0014C AH0015, AH0015C AH0019, AH0019C	See test circuit; T _A = 25°C		350 100 100	425 150 150	ns ns ns


Note 1: Min/max limits apply across the guaranteed temperature range of -55°C to +125°C for AH0014, AH0015, AH0019 and -25°C to +85°C for AH0014C, AH0015C, AH0019C. $V^- = -20V$. $V^+ = +10V$ and an analog test current of 1 mA unless otherwise specified.


Note 2: All typical values are measured at $T_A = 25^{\circ}C$ with $V_{CC} = 5.0V$, $V^{+} = +10V$, $V^{-} = -22V$


Note 3: Current measured is drawn from V_{CC} supply.


Note 4: All analog switch pins except measurement pin are tied to V⁺.


analog switch characteristics (Note 2)
















Schematic (Single Driver Gate and MOS Switch Shown)




Analog Switching Time Test Circuit



selecting power supply voltage

The graph shows the boundary conditions which must be used for proper operation of the unit. The range of operation for power supply V^- is shown on the X axis. It must be between -25V and -8V. The allowable range for power supply V^+ is governed by supply V^- . With a value chosen for V^- , V^+ may be selected as any value along a vertical line passing through the V^- value and terminated by the boundaries of the operating region. A voltage difference between power supplies of at least 5V should be maintained for adequate signal swing.





Analog Switches

AH0120/AH0130/AH0140/AH0150/AH0160 Series Analog Switches

general description

The AH0100 series represents a complete family of junction FET analog switches. The inherent flexibility of the family allows the designer to tailor the device selection to the particular application. Switch configurations available include dual DPST, dual SPST, DPDT, and SPDT. $r_{ds(ON)}$ ranges from 10 ohms through 100 ohms. The series is available in both 14 lead flat pack and 14 lead cavity DIP. Important design features include:


- TTL/DTL and RTL compatible logic inputs
- Up to 20V p-p analog input signal
- $r_{ds(ON)}$ less than 10Ω (AH0140, AH0141, AH0145, AH0146)
- · Analog signals in excess of 1 MHz
- "OFF" power less than 1 mW

- Gate to drain bleed resistors eliminated
- Fast switching, t_{ON} is typically 0.4 μs, t_{OFF} is 1.0 μs
- Operation from standard op amp supply voltages, ±15V, available (AH0150/AH0160 series)
- Pin compatible with the popular DG 100 series

The AH0100 series is designed to fulfill a wide variety of analog switching applications including commutators, multiplexers, D/A converters, sample and hold circuits, and modulators/demodulators. The AH0100 series is guaranteed over the temperature range -55°C to $+125^{\circ}\text{C}$; whereas, the AH0100C series is guaranteed over the temperature range -25°C to $+85^{\circ}\text{C}$


schematic diagrams

DUAL DPST and DUAL SPST



Note: Dotted line portions are not applicable to


DPDT (diff.) and SPDT (diff.)



Note: Dotted line portions are not applicable to the SPDT (differential).

Order any of the devices below using the part number with a D suffix. See Package D16C.
Additionally, AH0133C, AH0134C, AH0151C, and AH0152C are available with N suffix. See Package N16A.

logic and connection diagrams



	High Level ·	Medium Level
Total Supply Voltage (V ⁺ - V ⁻)	36V	34V
Analog Signal Voltage ($V^+ - V_A$ or $V_A - V^-$)	30V	25V
Positive Supply Voltage to Reference (V+ - VB)	25V	25V
Negative Supply Voltage to Reference (VB - V) 22V	22V
Positive Supply Voltage to Input (V ⁺ - V _{IN})	25V	25V
Input Voltage to Reference (V _{IN} - V _R)	±6V	±6V
Differential Input Voltage (VIN - VIN2)	±6V	±6V
Input Current, Any Terminal	30 mA	30 mA
Power Dissipation	5	See Curve
Operating Temperature Range AH0100 Series	-55°C to	5 +125°C
AH0100C Serie	s -25°C	to +85°C
Storage Temperature Range	−65°C to	+150°C
Lead Temperature (Soldering, 10 sec)		300°C

electrical characteristics for "HIGH LEVEL" Switches (Note 1)

	ļ		DEVICE	TYPE		CONDIT	ions	LIN	MITS	
PARAMETER	SYMBOL	DUAL DPST	DUAL SPST	DPDT (DIFF)	SPDT (DIFF)	V* = 12.0V, V" = -1	8.0V, V _R = 0.0V	ТУР	MAX	UNITS
Logic "1" Input Current	I _{INION}		All C	rcuits		Note 2	T _A = 25 C Over Temp. Range	2.0	60	μΑ
Logic "0" Input Current	INIOFF		All C	ircuits		Note 2	T _A = 25°C Over Temp. Range	.01	1 2.0	μΑ
Positive Supply Current Switch ON	I*ION)	All Circuits		One Driver ON Note 2	T _A = 25°C Over Temp, Range	2.2	3.0	mA mA		
Negative Supply Current Switch ON	I-(ON)	All Circuits		One Driver ON Note 2	T _A = 25°C Over Temp. Range	-1.0	-1.8 -2.0	mA mA		
Reference Input (Enable) ON Current	¹ A(ON)	All Circuits		One Driver ON Note 2	T _A - 25°C Over Temp, Range	-1.0	-1.4 -1.6	mA		
Positive Supply Current Switch OFF	I*(OFF)	All Circuits				V _{IN1} · V _{IN2} = 0.8V	T _A = 25°C Over Temp, Range	1.0	10	mA μA
Negative Supply Current Switch OFF	l"ioffi	All Circuits				V _{IN1} = V _{IN2} = 0.8V	T _A = 25°C Over Temp, Range	-1.0	-10 -25	μA μA
Reference Input (Enable) OFF Current	I _{R(OFF)}		All Ci	ircuits		V _{1N1} - V _{1N2} 0.8V	T _A * 25°C Over Temp, Range	~1.0	-25 -10 -25	μA
Switch ON Resistance	r _{ds(ON)}	AH0126	AH0134	AH0142	AH0143	V _D - 10V I _D = 1 mA	T _A = 25°C Over Temp, Range	45	80 150	Αμ Ω Ω
Switch ON Resistance	r _{dsiON1}	AH0129	AH0133	AH0139	AH0144	V _D : 10V	T _A = 25°C Over Temp, Range	25	30	Ω
Switch ON Resistance	[de(ON)	AH0140	AH0141	AH0145	AH0146	V _D = 10V	T _A = 25°C Over Temp. Range	8	10	Ω
Driver Leakage Current	(1 _D + 1 _S) _{ON}		All Ci	rcuits		V _D = V _S = -10V	T _A = 25°C Over Temp. Range	.01	1	nΑ
Switch Leakage Current	I _{S(OFF)} OR	AH0126 AH0129	AH0134 AH0133	AH0142 AH0139	AH0143 AH0144	V _{DS} = ±20V	Over Temp. Range T _A = 25°C Over Temp. Range	0.8	100	nA nA
Switch Leakage Current	I _{S(OFF)} OR	AH0140	AH0141	AH0139	AH0144	V _{DS} = ±20V	Over Temp. Hange T _A = 25°C Over Temp. Range	4	100	nA nA
Switch Turn-ON Time	ton	AH0126 AH0129	AH0134 AH0133	AH0142 AH0139	AH0143 AH0144	See Test C	ircuit	0.5	0.8	μA μs
Switch Turn-ON Time	ton	AH0140	AH0141	AH0145	AH0146	$V_A = \pm 10V$ $T_A = 25^{\circ}C$ See Test Circuit $V_A = \pm 10V$ $T_A = 25^{\circ}C$		0.8	1.0	μς
Switch Turn-OFF Time	^t OFF	AH0126 AH0129	AH0134 AH0133	AH0142 AH0139	AH0143 AH0144	See Test C	Sircuit	0.9	1.6	μs
Switch Turn-OFF Time	toff	AH0140	AH0141	AH0145	AH0146	See Test Circuit $V_A = \pm 10V V_A = 25^{\circ}C$		1.1	2.5	μs

Note 1: Unless otherwise specified these limits apply for -55°C to $+125^{\circ}\text{C}$ for the AH0100 series and -25°C to $+85^{\circ}\text{C}$ for the AH0100C series. All typical values are for T_A = 25°C .

Note 2: For the DPST and Dual DPST, the ON condition is for V_{IN} = 2.5V; the OFF condition is for V_{IN} = 0.8V. For the differential switches and SW1 and 2 ON, V_{IN2} = 2.5V, V_{IN1} = 3.0V. For SW3 and 4 ON, V_{IN2} = 2.5V, V_{IN1} = 2.0V.


electrical characteristics for "MEDIUM LEVEL" Switches (Note 1)


			DEVICE	TYPE	•	CONDITI	ons	LIM	ITS	
PARAMETER	SYMBOL	DUAL DP\$T	DUAL SPST	DUAL DPDT	SPDT (DIFF)	V* = +15.0V, V = -	-15V, V _R = 0V	TYP	MAX	UNITS
Logic "1" Input Current	Inioni		All Ci	rcuits		Note 2	T _A = 25°C Over Temp. Range	20	120	μA μA
Logic "0" Input Current	INIOFFI		Att Ci	rcuits		Note 2	T _A = 25 C Over Temp. Range	.01	^{0.1} -	μ <u>Α</u> μ Α
Positive Supply Current Switch ON	LIONI		All Ci	rcuits		One Driver ON Note 2	T _A · 25°C Over Temp. Range	2.2	3.0	mA mA
Negative Supply Current Switch ON	Cioni		All Cir	cuits		One Driver ON Note 2	T _A - 25 C Over Temp. Range	-1.0	-1.8 -2.0	mA mA
Reference Input (Enable) ON Current	(A(ON)		All C	rcuits		One Driver ON Note 2	T _A = 25°C Over Temp. Range	-1.0	-1.4 -1.6	mA mA
Positive Supply Current Switch OFF	L' _(OFF)		All C	ircuits		$V_{1N1} = V_{1N2} + 0.8V$	T _A = 25°C Over Temp. Range	1.0	10 25	μA Α4
Negative Supply Current Switch OFF	F _{iOFF} ;		All C	ircuits		V _{IN1} - V _{IN2} - 0.8V	T _A · 25°C Over Temp. Range	-1.0	-10 -25	μ Α μ Α
Reference Input (Enable) OFF Current	PROFFI		All C	rcuits		V _{IN1} V _{IN2} 0.8V ·	T _A - 25°C Over Temp. Range	-1.0	-10 -25	μA μA
Switch ON Resistance	r _{ds(ON)}	AH0153	AH0151	AH0163	AH0161	V _D 7.5V 1 ₀ 1 mA	T _A = 25°C Over Temp. Range	10	15 30	$\frac{\Omega}{\Omega}$
Switch ON Resistance	^F as(ON)	AH0154	AH0152	AH0164	AH0162	V _O - 7.5V I _D 1 mA	T _A · 25°C Over Temp. Range	45	50 100	$-\frac{\Omega}{\Omega}$
Driver Leakage Current	Ho + Islan		An C	ircuits		V _D V _S -7.5V	T _A = 25°C Over Temp. Range	.01	2 500	nA nA
Switch Leakage Current	I _{D/OFFI} OR	AH0153	AH0151	AH0163	AH0161	V _{DS} - ±15V	T _A = 25°C Over Temp. Range	5	10	nA μA
Switch Leakage Current	I _{DIOFFI} OR	AH0154	AH0152	AH0164	AH0162	V _{os} ±15.0V	T _A - 25°C Over Temp. Range	1.0	2.D 200	nA nA
Switch Turn-ON Time	ton	AH0153	AH0151	AH0163	AH0161	See Tes V _A 1' T _A 2	7.5V .	0.8	1.0	μs
Switch Turn-ON Time	ton	AH0154	AH0152	AH0164	AH0162	Sec Tes V _A - ± T _A - 2		0.5	0.8	μs
Switch Turn-OFF Time	1066	AH0153	AH015?	AH0163	AH0161	See Tes V _A ± T _A - 2		1.1	2.5	μς
Switch Turn-OFF Time	toff	AH0154	AH0152	AH0164	AH0162	See Te V _A - ± T _A < 2		0.9	1.5	μs


Note 1: Unless otherwise specified, these limits apply for -55°C to $+125^{\circ}\text{C}$ for the AH0100 series and -25°C to $+85^{\circ}\text{C}$ for the AH0100C series. All typical values are for T_{A} = 25°C .


Note 2: For the DPST and Dual DPST, the ON condition is for V_{IN} = 2.5V; the OFF condition is for V_{IN} = 0.8V. For the differential switches and SW1 and 2 ON, V_{IN2} = 2.5V, V_{IN1} = 3.0V. For SW3 and 4 ON, V_{IN2} = 2.5V, V_{IN1} = 2.0V.


typical performance characteristics























switching time test circuits

Single Ended Input







applications information

1. INPUT LOGIC COMPATIBILITY

A. Voltage Considerations

In general, the AH0100 series is compatible with most DTL, TTL, and RTL logic families. The ON-input threshold is determined by the $V_{\rm BE}$ of the input transistor plus the $V_{\rm f}$ of the diode in the emitter leg, plus I x R₁, plus V_R. At room temperature and V_R = 0V, the nominal ON threshold is: 0.7 V + 0.7 V + 0.2 V, = 1.6V. Over temperature and manufacturing tolerances, the threshold may be as high as 2.5V and as low as 0.8V. The rules for proper operation are:

$$V_{IN} - V_R \ge 2.5V$$
 All switches ON $V_{IN} - V_R \le 0.8V$ All switches OFF



B. Input Current Considerations

 $I_{IN(ON)}$, the current drawn by the driver with $V_{IN}=2.5 V$ is typically 20 μA at $25^{\circ} C$ and is guaranteed less than 120 μA over temperature. DTL, such as the DM930 series can supply 180 μA at logic "1" voltages in excess of 2.5V. TTL output levels are comparable at 400 μA . The DTL and TTL can drive the AH0100 series directly. However, at low temperature, DC noise margin in the logic "1" state is eroded with DTL. A pull-up resistor of 10 k Ω is recommended when using DTL over military temperature range.

If more than one driver is to be driven by a DM930 series (6K) gate, an external pull-up resistor should be added. The value is given by:

$$R_P = \frac{11}{N-1}$$
 for $N > 2$

where:

 R_P = value of the pull-up resistor in $k\Omega$

N = number of drivers.

C. Input Slew Rate

The slew rate of the logic input must be in excess of $0.3V/\mu s$ in order to assure proper operation of the analog switch. DTL, TTL, and RTL output rise times are far in excess of the minimum slew rate requirements. Discrete logic designs, however, should include consideration of input rise time.

2. ENABLE CONTROL

The application of a positive signal at the VR

terminal will open all switches. The V_R (ENABLE) signal must be capable of rising to within 0.8V of $V_{\rm IN(ON)}$ in the OFF state and of sinking $I_{R(ON)}$ milliamps in the ON state (at $V_{\rm IN(ON)}-V_R \geq 2.5V)$. The V_R terminal can be driven from most TTL and DTL gates.


3. DIFFERENTIAL INPUT CONSIDERATIONS

The differential switch driver is essentially a differential amplifier. The input requirements for proper operation are:


$$|V_{IN1} - V_{IN2}| \ge 0.3V$$

2.5 $\le (V_{IN1} \text{ or } V_{IN2}) - V_B \le 5V$


The differential driver may be furnished by a DC level as shown below. The level may be derived from a voltage divider to V † or the 5V V $_{\rm CC}$ of the DTL logic. In order to assure proper operation, the divider should be "stiff" with respect to $l_{\rm 1N2}$ -Bypassing R1 with a 0.1 μF disc capacitor will prevent degradation of $t_{\rm ON}$ and $t_{\rm OFF}$.



Alternatively, the differential driver may be driven from a TTL flip-flop or inverter.



Connection of a .1 mA current source between $V_{\rm R}$ and V^- will allow operation over a $\pm 10 V$ common mode range. Differential input voltage must be less than the 6V breakdown, and input threshold of 2.5V and 300 mV differential overdrive still prevail.



4. ANALOG VOLTAGE CONSIDERATIONS

The rules for operating the AH0100 series at supply voltages other than those specified essentially breakdown into OFF and ON considerations. The OFF considerations are dictated by the maximum negative swing of the analog signal and the pinch off of the JFET switch. In the OFF state, the gate of the FET is at V $^-+V_{BE}+V_{SAT}$ or about 1.0V above the V $^-$ potential. The maximum V_{P} of the FET switches is 7V. The most negative analog voltage, V_{A} , swing which can be accomodated for any given supply voltage is:

$$|V_A| \le |V^-| - V_P - V_{BE} - V_{SAT}$$
 or $|V_A| \le |V^-| - 8.0$ or $|V^-| \ge |V_A| + 8.0$ V

For the standard high level switches, $V_A \le l-18l+8 = -10V$. The value for V^+ is dictated by the maximum positive swing of the analog input voltage. Essentially the collector to base junction of the turn-on PNP must remain reversed biased for all positive value of analog input voltage. The base of the PNP is at $V^+ - V_{SAT} - V_{BE}$ or $V^+ - 1.0V$. The PNP's collector base junction should have at least 1.0V reverse bias. Hence, the most positive analog voltage swing which may be accommodated for a given value of V^+ is:


$$V_A < V^* - V_{SAT} - V_{BE} - 1.0V$$
 or

$$V_A \le V^+$$
 – 2.0V or $V^+ \ge V_A + 2.0V$

For the standard high level switches, $V_A = 12 - 2.0V = +10V$.

5. SWITCHING TRANSIENTS


Due to charge stored in the gate-to-source and gate-to-drain capacitances of the FET switch, transients may appear in the output during switching. This is particularly true during the OFF to ON transition. The magnitude and duration of the transient may be minimized by making source and load impedance levels as small as practical.




Furthermore, transients may be minimized by operating the switches in the differential mode; i.e., the charge delivered to the load during the ON to OFF transition is, to a large extent, cancelled by the OFF to ON transition.

typical applications

Programmable One Amp Power Supply




Four to Ten Bit D to A Converter (4 Bits Shown)




typical applications (con't)

Four Channel Differential Transducer Commutator



I AMPLICATE BY


Delta Measurement System for Automatic Linear Circuit Tester



Precision Long Time Constant Integrator with Reset

Integration Internal * 10 sec *Integration Error * 180 v Reset Time: 30 us

Four Channel Commutator



Analog Switches

AH2114/AH2114C DPST Analog Switch

general description


The AH2114 is a DPST analog switch circuit comprised of two junction FET switches and their associated driver. The AH2114 is designed to fulfill a wide variety of high level analog switching applications including multiplexers, A to D Converters, integrators, and choppers. Design features include:


- Low ON resistance, typically 75Ω
- High OFF resistance, typically $10^{11}\Omega$
- Large output voltage swing, typically ±10V

- Powered from standard op-amp supply voltages of ±15V
- Input signals in excess of 1 MHz
- Turn-ON and turn-OFF times typically 1 μs

The AH2114 is guaranteed over the temperature range -55°C to +125°C whereas the AH2114C is guaranteed over the temperature range 0°C to


schematic and connection diagrams






Order Number AH2114G or AH2114CG See Package H12C

ac test circuit and waveforms










FIGURE 2.

+25V Vplus Supply Voltage -25V Vminus Supply Voltage 40V Vplus- Vminus Differential Voltage 25V Logic Input Voltage 1.36W Power Dissipation (Note 3) Operating Temperature Range -55°C to +125°C AH2114 0° C to $+85^{\circ}$ C AH2114C -65°C to +125°C

Storage Temperature Range Lead Temperature (Soldering, 10 sec)

300°C

electrical characteristics (Notes 1 and 2)

	,		AH211	4		AH2114	c	UNIT
PARAMETER	CONDITIONS	MIN	TYP	MAX	MIN	TYP	MAX	ONT
Static Drain-Source 'On'' Resistance	$I_D = 1.0 \text{ mA}, V_{GS} = 0V, T_A = 25^{\circ}\text{C}$ $I_D = 1.0 \text{ mA}, V_{GS} = 0V$		75	100 150		75	125 160	Ω
Drain-Gate Leakage Current	$V_{DS} = 20V$, $V_{GS} = -7V$, $T_{A} = 25^{\circ}C$		0.2	1.0 60		0.2	5.0 60	nA nA
FET Gate-Source Breakdown Voltage	$I_G = 1.0 \mu\text{A}$ $V_{DS} = 0\text{V}$	35			35	,		V
Drain-Gate Capacitance	V _{DG} = 20V, I _S = 0 f = 1.0 MHz, T _A = 25°C		4.0	5.0		4.0	5.0	pF
Source-Gate Capacitance	V _{DG} = 20V, I _D = 0 f = 1.0 MHz, T _A = 25°C		4.0	5.0		4.0	5.0	pF
Input 1 Turn-ON Time	V _{IN1} = 10V, T _A = 25°C (See Figure 1)		35	60		35	60	ns
Input 2 Turn-ON Time	V _{IN2} = 10V, T _A = 25°C (See Figure 1)		1.2	1.5		1.2	1.2	μs
Input 1 Turn-OFF Time	V _{IN1} = 10V, T _A = 25°C (See Figure 1)		0.6	0.75		0.6	0.75	μs
Input 2 Turn-OFF Time	V _{1N2} = 10V, T _A = 25 C (See Figure 1)		50	80		50	80	ns
DC Voltage Range	T _A = 25°C (See Figure 2)	±9.0	±10,0		±9.0	±10.0		\ \
AC Voltage Range	T _A = 25°C (See Figure 2)	±.9.0	± 10.0		±9.0	±10.0		V

Note 1: Unless otherwise specified these specifications apply for pin 12 connected to +15V, pin 2 connected to -15V, -55°C to 125°C for the AH2114, and 0°C to 85°C for the AH2114C.

Note 2: All typical values are for TA = 25°C.

Note 3: Derate linearly at 100° C/W above 25° C.



Section 9.

MOS Clock Drivers 9

Section 9. MOS Clock Drivers

						Part Number		Part Number			
Features	V _{OUT} I _{OUT} (Max)	PRF	ton	tOFF	-55°C to 125°C	-25°C to 85°C	Page Number				
Single Phase, DC Coupled	30 V	0.3 A	≤ 5 MHz	50 ns	75 ns	MH0007	MH0007	9-4			
Two Phase, DC Coupled	30 V	0.5 A	≤ 2 MHz	35 ns	60 ns	мнооо9	мноооэс	9-6			
Single Phase, DC Coupled	30 V	1.0 A	≤ 10 MHz	15 ns	50 ns	MH0012	MH0012C	9-8			
Two Phase, AC Coupled	30 V	0.5 A	≤ 2 MHz	35 ns	60 ns	MH0013	MH0013C	9-10			
Two Phase, AC Coupled	30 V	0.5 A	≤ 1 MHz	30 ns	60 ns	DS0025	DS0025C	9-14			
Two Phase, AC Coupled	20 V	1.5 A	≤ 5MHz	12 ns	15 ns	DS0026	DS0026C	9-17			

Note: Refer to Application Note AN-76 for additional information on clock drivers. For additional interface product information, refer to the *Interface Databook*.

National Semiconductor

MOS Clock Drivers

MH0007/MH0007C DC Coupled MOS Clock Driver


general description

The MH0007 is a voltage translator and power booster designed for interfacing between conventional TTL or DTL voltage levels and those levels associated with inputs or clocks of MOS FET type devices. The design allows the user a wide latitude in selection of supply voltages, and is especially useful in normally "off" applications, since power dissipation is typically only 5 milliwatts in the "off" state.


features

- 30 volts (max) output swing
- Standard 5V power supply
- Peak currents in excess of ±300 mA available
- Compatible with all MOS devices
- High speed: 5 MHz with nominal load
- External trimming possible for increased performance

schematic and connection diagram




10 Pin TO-100 Package




Order Number MH0007H or MH0007CH See Package H10E

typical applications

Switching Time Test Configuration



High Speed Operation



aboolato maximum ratings	
V _{CC} Supply Voltage	8V
V ⁻ Supply Voltage	-40V
V ⁺ Supply Voltage	+28V
(V ⁺ − V ⁻) Voltage Differential	30V
Input Voltage	5.5V
Power Dissipation (T _A = 25°C)	800 mW
Peak Output Current	±500 mA
Storage Temperature Range	-65"C to +150"C
Operating Temperature Range MH0007	-55"C to +125"C
MH0007C	0''C to +85''C
Lead Temperature (Soldering, 10 sec)	300, C

electrical characteristics (Note 1)


PARAMETER	CONDITIONS	MIN	TYP (Note 2)	MAX	UNITS
Logical "1" Input Voltage	V _{CC} = 4.5V	2.2			V
Logical "0" Input Voltage	V _{CC} = 4.5V			0.8	V
Logical "1" Input Current	V _{CC} = 5.5V, V _{IN} = 5.5V			100	μΑ
Logical "0" Input Current	V _{CC} = 5.5V, V _{IN} = 0.4V		1.0	1.5	mA
Logical "1" Output Voltage	V_{CC} = 5.5V, I_{OUT} = 30 mA, V_{IN} = 0.8V V_{CC} = 5.5V, I_{OUT} = 1 mA, V_{IN} = 0.8V	V* - 4.0 V* - 2.0			V V
Logical "0" Output Voltage	$V_{CC} = 4.5V$, $I_{OUT} = 30$ mA, $V_{IN} = 2.2V$			V- + 2.0	V
Transition Time to Logical "O" Output	C _L = 200 pF (Note 3)		50		ns
Transition Time to Logical ''1'' Output	C _L = 200 pF (Note 3)		75		ns

Note 1: Min/max limits apply across the guaranteed range of -55° C to +125 °C for the MH0007, and from 0 °C to +85 °C for the MH0007C, for all allowable values of V $^{\circ}$ and V †


Note 2: All typical values measured at $T_A = 25^{\circ}C$ with $V_{CC} = 5.0$ volts, $V^- = -25$ volts, $V^+ = 0$ volts.

Note 3: Transition time measured from time V_{1N} = 50% value until V_{OUT} has reached 80% of final value.

Allowable Values for V and V +



Maximum Power Dissipation





MOS Clock Drivers

MH0009/MH0009C DC Coupled Two Phase MOS Clock Driver


general description


The MH0009/MH0009C is high speed, DC coupled, dual 'MOS clock driver designed to operate in conjunction with high speed line drivers such as the DM8830, DM7440, or DM7093. The transition from TTL/DTL to MOS logic level is accomplished by PNP input transistors which also assure accurate control of the output pulse width.

features

- DC logically controlled operation
- Output Swings to 30V
- Output Currents in excess of ±500 mA
- High rep rate in excess of 2 MHz
- Low standby power

schematic and connection diagrams





Order Number MH0009G or MH0009CG See Package H12B

typical application




FIGURE 1

V Supply Voltage: Differential (Pin 5 to Pin 3) or

(Pin 5 to Pin 7) -40V V⁺Supply Voltage: Differential (Pin 11 to Pin 5) 30V

Input Current: (Pin 2, 4, 6 or 8) ±75 mA

Peak Output Current ±500 mA Power Dissipation (Note 2 and Figure 2) 1.5W

Storage Temperature -65°C to +150°C

Operating Temperature: MH0009 -55°C to +125°C MH0009C 0°C to 85°C 300°C Lead Temperature (Soldering, 10 Sec.)

electrical characteristics (Note 1)

PARAMETER	CONDIT	rions	MIN	TYP	MAX	UNITS
t _{ON}	C _{IN} = .0022 μF	C _L = .001 μF		10	35	ns
t _{rise}	C _{IN} = .0022 μF	$C_L = .001 \mu F$		40	50	ns
Pulse Width (50% to 50%)	C _{IN} = .0022 μF	C_L = .001 μ F	340	400	440	ns
t _{fall}	C _{IN} = .0022 μF	$C_L = .001 \mu F$		80	120	ns
t _{delay}	C _{IN} = 600 pF	C _L = 200 pF		10		ns
t _{rise}	C _{IN} = 600 pF	C _L = 200 pF		15		ns
Pulse Width (50% to 50%)	C _{IN} = 600 pF	C _L = 200 pF	40	70	120	ns
t _{fall}	C _{IN} = 600 pF	C _L = 200 pF		40		ns

Note 1: Characteristics apply for circuit of Figure 1. With $V^- = -20$ volts; $V^+ = 0$ volts; $V_{CC} = 5.0$ volts. Minimum and maximum limits apply from -55°C to +125°C for the MH0009 and from 0°C to +85°C for the MH0009C. Typical values are for $T_A = 25^{\circ}C$. Note 2: Transient power is given by $P = fC_L (V^+ - V^-)^2$ watts, where: $f = repetition rate, C_L = load$

capacitance, and (V+ - V-) = output swing.

Note 3: For typical performance data see the MH0013/MH0013C data sheet.




FIGURE 2. Maximum Power Dissipation



MOS Clock Drivers

MH0012/MH0012C High Speed MOS Clock Driver


general description


The MH0012/MH0012C is a high performance clock driver that is designed to be driven by the DM7830/DM8830 or other line drivers or buffers with high output current capability. It will provide a fixed width pulse suitable for driving MOS shift registers and other clocked MOS devices.

features

- High output voltage swings—12 to 30 volts
- High output current drive capability-1000 mA peak
- High repetition rate—10 MHz at 18 volts into 100 pF
- Low standby power-less than 30 mW


schematic and connection diagrams






Order Number MH0012G or MH0012CG See Package H12B

typical application (ac test circuit)



timing diagram



V" Supply Voltage: Differential (Pin 1 or 2 to

V Supply Voltage: Differential (Pin 8 or 9

to Pin 1 or 2)

Input Current: (Pin 3 or 7) Peak Output Current

-40V 30V +75 m A +1000 mA Maximum Output Load See Figure 2 Power Dissipation See Figure 1 Storage Temperature

Operating Temperature. MH0012 MH0012C Leail Temperature (Splitering, 10 sec)

-65 C to +150 C -55 C to +125 C 0 C to +85 C 300, C

dc electrical characteristics (Note 1)

PARAMETER	CONDITIONS	MIN	TYP	MAX	UNITS
Logic "1" Input Voltage (Pins 7 and 3)	V' - V' = 20V, V _{OUT} < V' + 2V		10	2.0	٧
Logic "0" Input Voltage (Pins 7 and 3)	V' = V" + 20V, V _{OUT} (>V' = 1.5V	0.4	0.6		V
Logic "1" Output Voltage	$V' = V'' = 20V, I_{QUT} = 1mA, V_{1N} = 2.0V$		V + 10	V + 2.0	٧
Logic "0" Output Voltage	$V^* = V^- \stackrel{?}{=} 20V$, $I_{OUT} \stackrel{>}{=} -1mA$, $V_{TN} \stackrel{>}{=} 0.4V$	V' - 1.5	V + - 0.7		٧
foc (V Supply)	V' ~ V' = 20V, V _{IN} = 2.0V		34	60	mA

ac electrical characteristics

PARAMETER	CONDITIONS (Note 3)	MIN	ŢΥP	MAX	UNITS
Turn-On Delay (t _{ON})			10	15	ns
Rise Time (t,)	V' = V' 20V, V _{CC} 5.0V C _C = 200 pF, f = 1.0 MHz		5	10	ns
Turn-Off Delay (topp)	T _A ~ 25 C		35	50	ns
Fall Time (t _f)		[35	45	ns

Note 1: Characteristics apply for circuit of Figure 1. Min and max limits apply from -55°C to +125°C for the MH0012 and from 0°C to +85°C for the MH0012C. Typical values are for TA = 25°C

Note 2: Due to the very fast rise and fall times, and the high currents involved, extremely short connections and good by passing techniques are required.

Note 3: All conditions apply for each parameter.






Figure 1.







applications information

Power Dissipation Considerations

The power dissipated by the MH0012 may be divided into three areas of operation = ON, OFF and switching. The OFF power is approximately 30 mW and is dissipated by R₂ when Pin 3 is in the logic "1" state. The OFF power is neglible and will be ignored in the subsequent discussion. The ON power is dissipated primarily by Q3 and R9 and is given by:

$$P_{ON} \ge \{N^-|I_{IN}| + \frac{(V^+ - V^-)^2}{R_0}\}$$
 DC (1) For $V_{IN} = 2.5V$, $V_{BE3} = 0.7V$, $V_{IN} = 2.5V$, $V_{BE3} = 0.7V$, $V_{IN} = 2.5V$, $V_{BE3} = 0.7V$, $V_{IN} = 2.5V$, $V_{BE3} = 0.7V$, $V_{IN} = 2.5V$, $V_{BE3} = 0.7V$, $V_{IN} = 2.5V$, $V_{BE3} = 0.7V$, $V_{BE3} = 0.7V$, $V_{IN} = 2.5V$, $V_{BE3} = 0.7V$, $V_{BE3} = 0$

$$I_{1N}$$
 is given by $\frac{V_{1N}-V_{BE3}}{R_1}$ and equation (1)

$$\begin{split} P_{ON} &= \left\{ \frac{(V_{IN} - V_{BE3}) |V^-|}{R_1} + \frac{(V^+ - V^-)^2}{R_9} \right\} DC \; (2) \\ &\qquad \qquad P_T = P_{AC} + P_{ON} \\ P_T &\leq P_{MAX} \end{split}$$
 For $V_{IN} = 2.5 V$, $V_{BE3} = 0.7 V$, $V^+ = 0 V$, $V^- = -20 V$. For the above example, $P_T = 600 \; \text{mW}$.

The transient power incurred during switching is given by:

The total power is given by:

$$P_{T} = P_{AC} + P_{ON}$$

$$P_{T} \leq P_{MAX}$$
(4)

MOS Clock Drivers

MH0013/MH0013C Two Phase MOS Clock Driver


general description


The MH0013/MH0013C is a general purpose clock driver that is designed to be driven by DTL or TTL line drivers or buffers with high output current capability. It will provide fixed width clock pulses for both high threshold and low threshold MOS devices. Two external input coupling capacitors set the pulse width maximum, below which the output pulse width will closely follow the input pulse width or logic control of output pulse width may be obtained by using larger value input capacitors and no input resistors.

features

- High Output Voltage Swings-up to 30V
- High Output Current Drive Capability—up to 500 mA
- High Repetition Rate-up to 5.0 MHz
- Pin Compatible with the MH0009/MH0009C
- "Zero" Quiescent Power


schematic and connection diagrams





Order Number MH0013G or MH0013CG See Package H12B

typical applications



(V+ - V-) Voltage Differential 30V Input Current (Pin 2, 4, 6 or 8) ±75 mA ±600 mA Peak Output Current 1.5W Power Dissipation (Figure 7) -65°C to +150°C Storage Temperature Operating Temperature MH0013 -55°C to +125°C 0°C to +85°C MH0013C Lead Temperature (Soldering, 10 sec 1/16" from Case) 300°C

electrical characteristics (Note 1 and Figure 8)

PARAMETER	CONDITIONS	MIN.	TYP	MAX	UNITS
Logical "0" Output Voltage	I _{OUT} = -50 mA I _{IN} = 1.0 mA I _{OUT} = -10 mA I _{IN} = 1.0 mA	V* - 3.0	V* - 1.0 V* - 0.7	V* - 0.5	v v
Logical "1" Output Voltage	I _{OUT} = 50 mA I _{1N} = 10 mA		V1 + 1.5	V" + 2.0	V
Power Supply Leakage Current	$(V^* - V^-) = 30V$ $t_{OUT} = t_{1N} = 0 \text{ mA}$		1.0	100	μΑ
Negative Input Voltage Clamp	I _{1N} = - 10 mA	V" - 1.2	V~ ~ 0.8		V
t _d ON			20	35	ns
t _{rise}			35	50	ns
td OFF (Note 2)	$C_{1N} = 0.0022 \mu\text{F}$ $R_{1N} = 0\Omega$	ļ	30	. 60	ns
tfall (Note 2)	C ₄ = 0.001 µF	40	50	80	ns
t _{fall} (Note 3)		40	70	120	ns
Pulse Width (50% to 50%) (Note 3)		340	420	490	ns
t _{rise}	C _{IN} = 500 pF		15		ns
t _{fall}	$R_{1N} = 0\Omega$		20		ns
Pulse Width (50% to 50%) (Note 3)	C _L = 200 pF		110		ns
Positive Output Voltage Swing			V⁺ - 0.7V		v
Negative Output Voltage Swing			V⁻ + 0.7V] v

Note 1: Min/Max limits apply over guaranteed operating temperature range of -55° C to $+125^{\circ}$ C for MH0013 and 0°C to $+85^{\circ}$ C for MH0013C, with $V^{-} = -20V$ and $V^{+} = 0V$ unless otherwise specified. Typical values are for 25° C.

Note 2: Parameter values apply for clock pulse width determined by input pulse width.

Note 3: Parameter values apply for input pulse width greater than output clock pulse width.

TABLE I. Typical Drive Capability of One Half MH0013 at 70°C Ambient

(V ₃ - V ₂) VOLTS	FREQUENCY MHz	PULSE WIDTH os	TYPICAL R _{IN}	TYPICAL C _{IN} pF	OUTPUT DRIVE CAPABILITY IN 6F	RISE TIME LIMIT ns ²
28 20 16	4.0	. 100	0	750	50 200 350	- 7 10
28 20 16	2.0	200	10	1600	100 400 700	5 14 19
28 20 16	1,0	200	0	2300	400 1000 1700	19 34 45
28 20 16	0.5	500	10	4000	2800 5500 9300	130 183 248

Note 1: Output load is the maximum load that can be driven at 70°C without exceeding the package rating under the given conditions.

Note 2: The rise time given is the minimum that can be used without exceeding the peak transient output current for the full rated output load.

circuit operation

Input current forced into the base of Q1 through the coupling capacitor C_{IN} causes Q1 to be driven into saturation, swinging the output to $V^- + V_{CE}(SAT) + V_{DIODE}$.

When the input current has decayed, or has been switched, such that Q1 turns off, Q2 receives base

drive through R2, turning Q2 on. This supplies current to the load and the output swings positive to $V^{+}-V_{BE}.$

It may be noted that Q1 always switches off before Q2 begins to supply current; hence, high internal transient currents from V^+ to V^- cannot occur.

typical performance characteristics

FIGURE 1. Output Load vs Voltage Swing




FIGURE 2. Transient Power vs Rep.




FIGURE 3. Transient Power vs Rep.




FIGURE 4. Average Internal Power vs **Output Swing vs Duty Cycle**





FIGURE 5. Typical Clock Pulse Variations FIGURE 6. RIN vs CIN vs Pulse Width vs Ambient Temperature









FIGURE 7. Package Power Derating



ac test circuit



timing diagram



pulse width

Maximum output pulse width is a function of the input driver characteristics and the coupling capacitance and resistance. After being turned on, the input current must fall from its initial value $I_{\rm IN}$ peak to below the input threshold current $I_{\rm IN}$ min \simeq V_{BE}/R1 for the clock driver to turn off. For example, referring to the test circuit of Figure 8, the output pulse width, 50% to 50%, is given by

$$\begin{aligned} pw_{OUT} &\cong \frac{1}{2} \left(t_{rise} + t_{fall} \right) \\ &+ R_{O} C_{1N} \ln \frac{I_{1N} peak}{I_{1N} min} \cong 400 \text{ ns.} \end{aligned}$$

For operation with the input pulse shorter than the above maximum pulse width, the output pulse width will be directly determined by the input pulse width.

$$pw_{OUT} = pw_{IN} + t_{dOFF} + t_{dON} + \frac{1}{2} (t_{fait} + t_{rise})$$

Typical maximum pulse width for various C_{1N} and R_{1N} values are given in Figure 6.

fan-out calculation

The drive capability of the MH0013 is a function of system requirements, i.e., speed, ambient temperature, voltage swing, drive circuitry, and stray wiring capacity.

The following equations cover the necessary calculations to enable the fan-out to be calculated for any system condition. Some typical fan-outs for conditions are given in Table 1.

Transient Current

The maximum peak output current of the MH0013 is given as 600 mA. Average transient current required from the driver can be calculated from:

$$I = \frac{C_L (V^{\dagger} - V^{-})}{T_R}$$
 (1)

This can give a maximum limit to the load.

Figure 1 shows maximum voltage swing and capacitive load for various rise times.

1. Transient Output Power

The average transient power ($P_{A,C}$) dissipated is equal to the energy needed to charge and discharge the output capacitive load (C_L) multiplied by the frequency of operation (F).

$$P_{AC} = C_L \times (V^+ - V^-)^2 \times F$$
 (2)

Figures 2 and 3 show transient power for two different values of $(V^+ - V^-)$ versus output load and frequency.

2. Internal Power

"O" State

Negligible (<3 mW)

"1" State

$$P_{INT} = \frac{(V^+ - V^-)^2}{R_2} \times Duty Cycle.$$
 (3)

Figure 4 gives various values of internal power versus outtut voltage and duty cycle.

3. Input Power

The average input power is a function of the input current and duty cycle. Due to input voltage clamping, this power contribution is small and can therefore be neglected. At maximum duty cycle of 50° o, at 25° C, the average input power is less than 10° mW per phase for $R_{1N}C_{1N}$ controlled pulse widths. For pulse widths much shorter than $R_{1N}C_{1N}$, and maximum duty cycle of 50° , input power could be as high as 30° mW, since I_{1N} peak is maintained for the full duration of the pulse width.

4. Package Power Dissipation

Total Average Power = Transient Output Power + Internal Power + Input Power

Typical Example Calculation for One Half MH0013C

How many MM506 shift registers can be driven by an MH0013C driver at 1 MHz using a clock pulse width of 400 ns, rise time 30–50 ns and 16 volts amplitude over the temperature range 0–70 C?

Power Dissipation

From the graph of power dissipation versus temperature, Figure 7, it can be seen that an MH0013C at 70°C can dissipate 1W without a heat sink, therefore, each half can dissipate 500 mW.

Transient Peak Current Limitation

From Figure 1 (equation 1), it can be seen that at 16V and 30 ns, the maximum load that can be driven is limited to 1140 pF.

Average Internal Power

Figure 4 (equation 3) gives an average power of 102 mW at 16V 40% duty cycle.

Input power will be a maximum of 8 mW.

Transient Output Power

For one half of the MH0013C 500 mW = 102 mW + 8 mW

+ transient output power

390 mW - transient output power

Using Figure 2 (equation 2) at 16V, 1 MHz and 390 mW, each half of the MH0013C can drive a 1520 pF load. This is, however, in excess of the load derived from the transient current limitation (Figure 1, equation 1), and so a maximum load of 1140 pF would prevail.

From the data sheet for the MM506, the average clock pulse load is 80 pF. Therefore the number of devices driven is $\frac{1140}{80}$ or 14 registers.

For nonsymmetrical clock widths, drive capability is improved.

MOS Clock Drivers

DS0025/DS0025C Two-Phase MOS Clock Driver

general description


The DS0025/DS0025C is monolithic, low cost, two phase MOS clock driver that is designed to be driven by TTL/DTL line drivers or buffers such as the DM932, DS8830 or DM7440. Two input coupling capacitors are used to perform the level shift from TTL/DTL to MOS logic levels. Optimum performance in turn-off delay and fall time are obtained when the output pulse is logically controlled by the input. However, output pulse widths may be set by selection of the input capacitors eliminating the need for tight input pulse control.

features

- 8-lead TO-5 or 8-lead dual-in-line package
- High Output Voltage Swings up to 30V
- High Output Current Drive Capability—up to 1.5A
- Rep. Rate: 1.0 MHz into > 1000 pF
- Driven by DM932, DS8830, DM7440 (SN7440)
- "Zero" Quiescent Power

connection diagrams

Metal Can Package




Note: Pin 4 connected to case.
TOP VIEW
Order Number DS0025H or DS0025CH
See NS Package H08C


INPUT B 4

TOP VIEW
Order Number DS0025CN-8
See NS Package N08A


typical application



timing diagram



ac test circuit



9-14

absolute maximum ratings (Note 1)

(V ⁺ - V) Voltage Differential	30V
Input Current	100 mA
Peak Output Current	1.5A
Storage Temperature	−65°C to +150°C
Operating Temperature DS0025	−55°C to +125°C
DS0025C	0°C to +85°C
Lead Temperature (Soldering, 10 sec)	300°C

electrical characteristics (Notes 2 and 3) See test circuit.

	PARAMETER	CONDITIONS	MIN	TYP	MAX	UNITS	
taon	Turn-On Delay Time	$C_{IN} = 0.001 \mu F$, $R_{IN} = 0\Omega$, C	= 0.001µF		15	30	ns
tRISE	Rise Time	$C_{IN} \approx 0.001 \mu F$, $R_{IN} = 0\Omega$, C		25	50	ns	
t _{d OFF}	Turn-Off Delay Time	$C_{IN} = 0.001 \mu F$, $R_{IN} = 0\Omega$, C (Note 4)		30	60	ns	
tFALL	Fall Time	$C_{IN} = 0.001 \mu F, R_{IN} = 0 \Omega,$	(Note 4)	60	90	120	ns
7		C _L = 0.001µF	(Note 5)	100	150	250	ns
PW	Pulse Width (50% to 50%)	$C_{IN} = 0.001 \mu F$, $R_{IN} = 0 \Omega$, $C_L = 0.001 \mu F$ (Note 5)			500		ns
V _{O+}	Positive Output Voltage Swing	V _{IN} = 0V, I _{OUT} = -1 mA		V ⁺ -1.0	V ⁺ -0.7V		V
V _{O-}	Negative Output Voltage Swing	I _{IN} = 10 mA, I _{OUT} = 1 mA			V=+0.7V	V"+1.5V	V

Note 1: "Absolute Maximum Ratings" are those values beyond which the safety of the device cannot be guaranteed. Except for "Operating Temperature Range" they are not meant to imply that the devices should be operated at these limits. The table of "Electrical Characteristics" provides conditions for actual device operation.


Note 2: Unless otherwise specified min/max limits apply across the -55°C to +125°C temperature range for the DS0025 and across the 0°C to +70°C range for the DS0025C.


Note 3: All currents into device pins shown as positive, out of device pins as negative, all voltages referenced to ground unless otherwise noted. All values shown as max or min on absolute value basis.


Note 4: Parameter values apply for clock pulse width determined by input pulse width,


Note 5: Parameter values for input pulse width greater than output clock pulse width.

typical performance









applications information

Circuit Operation

Input current forced into the base of Q_1 through the coupling capacitor C_{1N} causes Q_1 to be driven into saturation, swinging the output to $V^- + V_{CE}(sat) + V_{Diode}$.

When the input current has decayed, or has been switched, such that Ω_1 turns off, Ω_2 receives base drive through R_2 , turning Ω_2 on. This supplies current to the load and the output swings positive to $V' = V_{RF}$.

It may be noted that Q_1 must switch off before Q_2 begins to supply current, hence high internal transients currents from V^- to V^+ cannot occur.




FIGURE 1. DS0025 Schematic (One-Half Circuit)

Fan-Out Calculation

The drive capability of the DS0025 is a function of system requirements, i.e. speed, ambient temperature, voltage swing, drive circuitry, and stray wiring capacity.

The following equations cover the necessary cal-

culations to enable the fan-out to be calculated for any system condition.

Transient Current

The maximum peak output current of the DS0025 is given as 1.5A. Average transient current required from the driver can be calculated from:

$$I = \frac{C_L (V^+ - V^-)}{t_r} \tag{1}$$

Typical rise times into 1000 pF load is 25 ns For $V^+ - V^- = 20V$, I = 0.8A.

Transient Output Power

The average transient power (P_{ac}) dissipated, is equal to the energy needed to charge and discharge the output capacitive load (C_L) multiplied by the frequency of operation (f).

$$P_{AC} = C_L \times (V^+ - V^-)^2 \times f$$
 (2)

For $V^+ - V^- = 20V$, f = 1.0 MHz, $C_L = 1000$ pF, $P_{AC} = 400$ mW.

Internal Power

"0" State Negligible (<3 mW)
"1" State

$$P_{int} = \frac{(V' - V^-)^2}{R_2} \times Duty Cycle$$
 (3)

80 mW for
$$V^+ - V^- = 20V$$
, DC = 20%

Package Power Dissipation

Total average power = transient output power + internal power

example calculation

How many MM506 shift registers can be driven by a DS0025CN driver at 1 MHz using a clock pulse width of 200 ns, rise time 30-50 ns and 16V amplitude over the temperature range $0-70^{\circ}C$?

Power Dissipation:

At 70°C the DS0025CN can dissipate 870 mW when soldered into printed circuit board.

Transient Peak Current Limitation:

From equation (1), it can be seen that at 16V and 30 ns, the maximum load that can be driven is limited to 2800 pF.

Average Internal Power:

Equation (3), gives an average power of 50 mW at 16V and a 20% duty cycle.

For one-half of the DS0025C, 870 mW : 2 can be dissipated.

435 mW = 50 mW + transient output power

385 mW = transient output power

Using equation (2) at 16V, 1 MHz and 350 mW, each half of the DS0025CN can drive a 1367 pF load. This is less than the load imposed by the transient current limitation of equation (1) and so a maximum load of 1367 pF would prevail.

From the data sheet for the MM506, the average clock pulse load is 80 pF. Therefore the number of devices driven is 1367/80 or 17 registers.

National Semiconductor

DS0026, DS0056 5 MHz Two-Phase MOS Clock Drivers

general description

DS0026/DS0056 are low cost monolithic high speed two phase MOS clock drivers and interface circuits. Unique circuit design provides both very high speed operation and the ability to drive large capacitive loads. The device accepts standard TTL/DTL outputs and converts them to MOS logic levels. They may be driven from standard 54/74 series and 54S/74S series gates and flip-flops or from drivers such as the DS8830 or DM7440. The DS0026 and DS0056 are intended for applications in which the output pulse width is logically controlled; i.e., the output pulse width is equal to the input pulse width.

The DS0026/DS0056 are designed to fulfill a wide variety of MOS interface requirements. As a MOS clock driver for long silicon-gate shift registers, a single device can drive over 10k bits at 5 MHz. Six devices provide input address and precharge drive for a 8k by 16-bit 1103 RAM memory system, Information on the correct usage of the DS0026 in these as well as other systems is included in the application note AN-76A.

The DS0026 and DS0056 are identical except each driver in the DS0056 is provided with a VBB connection to supply a higher voltage to the output stage. This aids in pulling up the output when it is in the high state. An external resistor tied between these extra pins and a supply higher than V+ will cause the output to pull up to $(V^+ - 0.1V)$ in the off state.

MOS Clock Drivers

For DS0056 applications, it is required that an external resistor be used to prevent damage to the device when the driver switches low. A typical VBB connection is shown on the next page.

These devices are available in 8-lead TO-5, one watt copper lead frame 8-pin mini-DIP, and one and a half watt ceramic DIP, and TO-8 packages.

features

- Fast rise and fall times-20 ns with 1000 pF load
- High output swing-20V
- High output current drive-±1.5 amps
- TTL/DTL compatible inputs
- High rep rate-5 to 10 MHz depending on power
- Low power consumption in MOS "0" state-2 mW
- Drives to 0.4V of GND for RAM address drive

connection diagrams (Top Views)

TO-5 Package


Order Number DS0026H or DS0026CH See NS Package H08C

Dual-In-Line Package Order Number


DS0026CJ-8. DS0026CN-8 or DS0026J-8

TO-8 Package


Order Number DS0026H or DS0026CH See NS Package H12B



TO-5 Package




Order Number DS0056H or DS0056CH See NS Package H08C



DS0056J-8, DS0056CJ-8 or DS0056CN-8 See NS Package J08A or N08A

TO-8 Package



Order Number DS0056H or DS0056CH See NS Package H12B

absolute maximum ratings (Note 1)

 $V^+ - V^-$ Differential Voltage

Input Current

Input Voltage (V_{IN} - V⁻)
Peak Output Current

100 mA 5.5V 1.5A Operating Temperature Range DS0026, DS0056

DS0026, DS0056 DS0026C, DS0056C -55°C to +125°C 0°C to +70°C

Storage Temperature Range -65°C to +150°C Lead Temperature (Soldering, 10 seconds) 300°C

electrical characteristics (Notes 2 and 3)

	PARAMETER	CONDITIONS	MIN	TYP	MAX	UNITS	
VIH	Logic "1" Input Voltage	V- = 0V	2	1.5		V	
1 _{IH}	Logic "1" Input Current	V _{IN} - V ⁻ = 2.4V	$V_{1N} - V^{-} = 2.4V$			15	mA
V _{IL}	Logic "0" Input Voltage	V~ = 0V		0.6	0.4	V	
I _{IL}	Logic "0" Input Current	V _{IN} - V ⁻ = 0V		3	-10	μА	
Vol	Logic "1" Output Voltage	V _{IN} - V~ = 2.4V		V~+0.7	V⁻+1.0	V	
V _{OH}	DH Logic "0" Output Voltage	$V_{IN} - V^{-} = 0.4V, V_{RR} > V^{+} + 1.0V$	DS0026	V ⁺ -1.0	V ⁺ -0.7		V
		VIN V = 0.4V, V _{BB} ≥ V + 1.5V	DS0056	V ⁺ 0.3	V ⁺ -0.1		V
I _{CC(ON)}	"ON" Supply Current	$V^+ - V^- = 20V$ $V_{IN} - V^- = 2.4V$	DS0026		30	40	mA
		(Note 6) (one side on)	DS0056		12	30	mA
I _{CC(OFF)}	"OFF" Supply Current	V ⁺ - V ⁻ = 20V,	70°C		10′	100	μА
		V _{IN} - V- = 0V	125°C		10	500	μА

switching characteristics $(T_A = 25^{\circ}C)$ (Notes 5 and 7)

	PARAMETER	\	CONDITIONS	MIN	TYP	MAX	UNITS
t _{ON} Turn-on Delay	Turn-on Delay	(Figure 1)		5	7.5	12	ns
		(Figure 2)			11		ns
toff	Turn-off Delay	(Figure 1)			12	15	ns
		(Figure 2)			13		ns
t _r	Rise Time	(Figure 1),	C _L = 500 pF		15	18	ns
· -		(Note 5)	C _L = 1000 pF		20	35	ns
		(Figure 2),	C _L = 500 pF		30	40	ns
		(Note 5)	C _L = 1000 pF		36	50	ns
t _f	Fall Time	(Figure 1),	C _L = 500 pF		12	16	ns
		(Note 5)	C _L = 1000 pF		17	25	ns
		(Figure 2),	C _L = 500 pF		28	35	ns
		(Note 5)	C _L = 1000 pF		31	40	ns

Note 1: "Absolute Maximum Ratings" are those values beyond which the safety of the device cannot be guaranteed. Except for "Operating Temperature Range" they are not meant to imply that the devices should be operated at these limits. The table of "Electrical Characteristics" provides conditions for actual device operation.

Note 2: These specifications apply for $V^+ - V^- = 10V$ to 20V, $C_L = 1000$ pF, over the temperature range of -55° C to $+125^{\circ}$ C for the DS0026, DS0056 and 0° C to $+70^{\circ}$ C for the DS0026C, DS0056C.

Note 3: All currents into device pins shown as positive, out of device pins as negative, all voltages referenced to ground unless otherwise noted. All values shown as max or min on absolute value basis.


Note 4: All typical values for the $T_A = 25^{\circ}$ C.

Note 5: Rise and fall time are given for MOS logic levels; i.e., rise time is transition from logic "0" to logic "1" which is voltage fall.

Note 6: IBB for DS0056 is approximately $(V_{BB} - V^{-})/1 \text{ k}\Omega$ (for one side) when output is low.


Note 7: The high current transient (as high as 1.5A) through the resistance of the external interconnecting V^- lead during the output transition from the high state to the low state can appear as negative feedback to the input, If the external interconnecting lead from the driving circuit to V^- is electrically long, or has significant dc resistance, it can subtract from the switching response.


typical V_{BB} connection





9


typical performance characteristics























ac test circuits and switching time waveforms












FIGURE 2.

typical applications





application hints

DRIVING THE MM5262 WITH THE DS0056 CLOCK DRIVER

The clock signals for the MM5262 have three requirements which have the potential of generating problems for the user. These requirements, high speed, large voltage swing and large capacitive loads, combine to provide ample opportunity for inductive ringing on clock lines, coupling clock signals to other clocks and/or inputs and outputs and generating noise on the power supplies. All of these problems have the potential of causing the memory system to malfunction. Recognizing the source and potential of these problems early in the design of a memory system is the most critical step. The object here is to point out the source of these problems and give a quantitative feel for their magnitude.

Line ringing comes from the fact that at a high enough frequency any line must be considered as a transmission line with distributed inductance and capacitance. To see how much ringing can be tolerated we must examine the clock voltage specification. Figure 6 shows the clock




FIGURE 6. Clock Waveform

specification, in diagram form, with idealized ringing sketched in. The ringing of the clock about the $V_{\rm SS}$ level is particularly critical. If the $V_{\rm SS}-1$ $V_{\rm OH}$ is not maintained, at all times, the information stored in the memory could be altered. Referring to Figure 1, if the threshold voltage of a transistor were -1.3V, the clock going to $V_{\rm SS}-1$ would mean that all the devices, whose gates are tied to that clock, would be only 300 mV from turning on. The internal circuitry needs this noise margin and from the functional description of the RAM it is easy to see that turning a clock on at the wrong time can have disastrous results.

Controlling the clock ringing is particulary difficult because of the relative magnitude of the allowable ringing, compared to the magnitude of the transition. In this case it is 1V out of 20V or only 5%. Ringing can be controlled by damping the clock driver and minimizing the line inductance.

Damping the clock driver by placing a resistance in series with its output is effective, but there is a limit since it also slows down the rise and fall time of the clock signal. Because the typical clock driver can be much faster than the worst case driver, the damping resistor serves the useful function of limiting the minimum rise and fall time. This is very important because the faster the rise and fall times, the worse the ringing problem becomes. The size of the damping resistor varies because it is dependent on the details of the actual application. It must be determined empirically. In practice a resistance of 10 ohms to 20 ohms is usually optimum.

Limiting the inductance of the clock lines can be accomplished by minimizing their length and by laying out the lines such that the return current is closely coupled to the clock lines. When minimizing the length of clock lines it is important to minimize the distance from the clock driver output to the furthest point being driven. Because of this, memory boards are usually designed with clock drivers in the center of the memory array, rather than on one side, reducing the maximum distance by a factor of 2.

Using multilayer printed circuit boards with clock lines sandwiched between the $V_{\rm DD}$ and $V_{\rm SS}$ power plains minimizes the inductance of the clock lines. It also serves the function of preventing the clocks from coupling noise into input and output lines. Unfortunately multilayer printed circuit boards are more expensive than two sided boards. The user must make the decision as to the necessity of multilayer boards. Suffice it to say here, that reliable memory boards can be designed using two sided printed circuit boards.

The recommended clock driver for use with the MM4262/MM5262 is the DS0056/DS0056C dual clock driver. This device is designed specifically for use with dynamic circuits using a substrate, V_{BB}, supply. Typically it will drive a 1000 pF load with 20 ns rise and fall times. Figure 7 shows a schematic of a single driver.




FIGURE 7. Schematic of 1/2 DS0056

In the case of the MM5262, V^+ is a +5V and V_{BB} is +8.5V. V_{BB} should be connected to the V_{BB} pin shown in Figure 7 through a 1 k Ω resistor. This allows transistor Q4 to saturate, pulling the output to within a $V_{CE\,(SAT)}$ of the V^+ supply. This is critical because as was shown before, the $V_{SS}-1.0V$ clock level must not be exceeded at any time. Without the V_{BB} pull up on the base of Q4 the output at best will be 0.6V below the V^+ supply and can be 1V below the V^+ supply reducing the noise margin or this line to zero.

application hints (cont')

Because of the amount of current that the clock driver must supply to its capacitive load, the distribution of power to the clock driver must be considered. Figure 8 gives the idealized voltage and current waveforms for a clock driver driving a 1000 pF capacitor with 20 ns rise and fall time.




FIGURE 8, Clock Waveforms (Voltage and Current)

As can be seen the current is significant. This current flows in the $V_{\rm DD}$ and $V_{\rm SS}$ power lines. Any significant inductance in the lines will produce large voltage transients on the power supplies, A bypass capacitor, as close as possible to the clock driver, is helpful in minimizing this problem. This bypass is most effective when connected between the $V_{\rm SS}$ and $V_{\rm DD}$ supplies. A bypass capacitor for each DS0056 is recommended. The size of the bypass capacitor depends on the amount of capacitance being driven. Using a low inductance capacitor, such as a ceramic or silver mica, is most effective. Another helpful technique is to run the $V_{\rm DD}$ and $V_{\rm SS}$ lines, to the clock driver, adjacent to each other. This tends to reduce the lines inductance and therefore the magnitude of the voltage transients.

While discussing the clock driver, it should be pointed out that the DS0056 is a relatively low input impedance device. It is possible to couple current noise into the input without seeing a significant voltage. Since this noise is difficult to detect with an oscilloscope it is often overlooked.

Lastly, the clock lines must be considered as noise generators. Figure 9 shows a clock coupled through a parasitic coupling capacitor, $C_{\rm C}$, to eight data input lines being driven by a 7404. A parasitic lumped line

inductance, $L_{\rm c}$ is also shown. Let us assume, for the sake of argument, that $C_{\rm C}$ is 1 pF and that the rise time of the clock is high enough to completely isolate the clock tranisent from the 7404 because of the inductance, $L_{\rm c}$




FIGURE 9. Clock Coupling

With a clock transition of 20V the magnitude of the voltage generated across C_{\perp} is:

$$V = 20V \times \frac{C_C}{C_L + C_C} = 20V \times \left(\frac{1}{56 + 1}\right) = 0.35V$$

This has been a hypothetical example to emphasize that with 20V low rise/fall time transitions, parasitic elements can not be neglected. In this example, 1 pF of parasitic capacitance could cause system malfunction, because a 7404 without a pull up resistor has typically only 0.3V of noise margin in the "1" state at 25°C. Of course it is stretching things to assume that the inductance, L, completely isolates the clock transient from the 7404. However, it does point out the need to minimize inductance in input/output as well as clock lines.

The output is current, so it is more meaningful to examine the current that is coupled through a 1 pF parasitic capacitance. The current would be:

$$I = C_C \times \frac{\Delta V}{\Delta t} = \frac{1 \times 10^{-12} \times 20}{20 \times 10^{-9}} = 1 \text{ mA}$$

This exceeds the total output current swing so it is obviously significant.

Clock coupling to inputs and outputs can be minimized by using multilayer printed circuit boards, as mentioned previously, physically isolating clock lines and/or running clock lines at right angles to input/output lines. All of these techniques tend to minimize parasitic coupling capacitance from the clocks to the signals in question.

In considering clock coupling it is also important to have a detailed knowledge of the functional characteristics of the device being used. As an example, for the MM5262, coupling noise from the $\phi 2$ clock to the address lines is of no particular consequence. On the other hand the address inputs will be sensitive to noise coupled from $\phi 1$ clock.



Section 10

Digital Drivers



Section 10. Digital Drivers

These devices accept TTL or DTL input and provide extended output capability for actuators and displays.

Typical Application Function	Ιουτ	V _{SAT}	LV _{CEO}	ton	toff	Part Number		1
						-55°C to 125°C	−25°C to 85°C	Page Number
Lamp Driver, Current Sinking	0.4 A	1.0 V	45 V	0.26 µs	2.2 µs	DH0011H	DH0011CH DH0011CN	10-10
Motor, Relay, Current Sourcing	1.6 A	1.5 V	45∨	0.40 μs	7.0 µs	DH0006H	DH0006CH DH0006CN	10-4
Lamps, Relay, Current Sourcing	0.25 A	0.4 V	40 V	0.16 μs	0.22 µs	DH0008H	DH0008CH DH0008CN	10-7
Relay, Display, Current Sinking	0.25 A	0.6V	70 V	50 ns	500 ns	ļ	DH0016CN	10-13
Display, Current Sinking	0.50 A	0.6 V	50 V	50 ns	1.5 µs	1	DH0017CN	10-13
Display, Current Sinking	0.05 A	0.6V	100 V	50 ns	1.5 µs	· ·	DH0018CN	10-13
Hammer Driver	5.0 A	2.0 V	45 V	0.4 μs	7.0 µs	DH0058H	DH0028CH DH0028CN	10-16
Level Translator	100 mA	0.5 V	~25 V	25 ns	75 ns	DH0034D DH0034H	DH0034CD DH0034CH	10-18
Pin Diode	±0.5 A	1 V	30 V	10 ns	30 ns	DH0035G	DH0035CG	10-21

Note: Also see the Interface Databook for other driver products.



Digital Drivers

DH0006/DH0006C Current Driver

general description

The DH0006/DH0006C is an integrated high voltage, high current driver designed to accept standard DTL or TTL logic levels and drive a load of up to 400 mA at 28 volts. AND inputs are provided along with an Expander connection, should additional gating be required. The addition of an external capacitor provides control of the rise and fall times of the output in order to decrease cold lamp surges or to minimize electromagnetic interference if long lines are driven.

Since one side of the load is normally grounded,


*Previously called NH0006/NH0006C


there is less likelihood of false turn-on due to an inadvertent short in the drive line.

features


- Operation from a Single +10V to +45V Power Supply.
- Low Standby Power Dissipation of only 35 mW for 28V Power Supply.
- 1.5A, 50 ms, Pulse Current Capability.

schematic and connection diagrams






Order Number DH0006H or DH0006CH See Package H10F




typical applications

Relay Driver



Lamp Driver with Expanded Inputs



Peak Power Supply Voltage (for 0.1 sec) 60V 45V Continuous Supply Voltage 5.5V Input Voltage 5.0 mA Input Extender Current 1.5A Peak Output Current (50 ms On/1 sec Off) Operating Temperature -55°C to +125°C DH0006 DH0006C, DH0006CN 0°C to +70°C -65°C to +150°C Storage Temperature

electrical characteristics (Note 1)

PARAMETER	CONDITIONS	MIN	TYP (Note 2)	MAX	UNITS
Logical "1" Input Voltage	V _{CC} = 45V to 10V	2.0			V
Logical "0" Input Voltage	V _{CC} = 45V to 10V			0.8	V
Logical "1" Output Voltage	V _{CC} = 28V, V _{IN} = 2.0V, I _{OUT} = 400 mA	26.5	27.0		V
Logical "0" Output Voltage	V _{CC} = 45V, V _{IN} = 0.8V, R _L = 1K		.001	.01	٧
Logical "1" Output Voltage	V _{CC} = 10V, V _{IN} = 2.0V, I _{OUT} = 150 mA	8.8	9.2		V
Logical "0" Input Current	V _{CC} = 45V, V _{IN} = .4V		-0.8	-1.0	mΑ
Logical "1" Input Current	V _{CC} = 45V, V _{IN} = 2.4V		0.5	5.0	μA
•	V _{CC} = 45V, V _{IN} = 5.5V			100	μÁ
"Off" Power Supply Current	$V_{CC} = 45V, V_{!N} = 0.8V$		1.6	2.0	mΑ
"On" Power Supply Current	V _{CC} = 45V, V _{IN} = 2.0V, I _{OUT} = 0 mA			8	mA
Rise Time	V _{CC} = 28V, R _L = 82Ω		0.10		μs
Fall Time	$V_{CC} = 28V, R_{\perp} = 82\Omega$		0.8		μs
Ton	$V_{CC} = 28V, R_L = 82\Omega$		0.26		μs
Toff	$V_{CC} = 28V, R_L = 82\Omega$		2.2		μs

Note 1: Unless otherwise specified, limits shown apply from –55°C to 125°C for DH0006 and 0° C to 70°C for DH0006C.


Note 2: Typical values are for 25°C ambient.

Note 3: Power ratings for the TO-5 based on a maximum junction temperature of +175°C and a ϕ_{JA} of 210°C/W.


Note 4: Power rating for the DH0006CN Molded DIP based on a maximum junction temperature of +150°C and a thermal resistance of 175°C/W when mounted in a standard DIP socket.

Note 5: Power rating for the DH0006CN Molded DIP based on a maximum junction temperature of +150°C and a thermal resistance of 150°C/W when mounted on a 1/16 inch thick, epoxy-glass board with ten 0.03 inch wide 2 ounce copper conductors.

switching time waveforms



typical performance



DH0008/DH0008C High Voltage, High Current Driver

general description

The DH0008/DH0008C is an integrated high voltage, high current driver, designed to accept standard DTL or TTL input levels and provide a pulsed load of up to 3A from a continuous supply voltage up to 45V. AND inputs are provided with an EX-PANDER connection, should additional gating be required.

Since one side of the load is normally grounded, there is less likelihood of false turn-on due to an inadvertent short in the drive line.

The high pulse current capability makes the DH0008/DH0008C ideal for driving nonlinear resistive loads such as incandescent lamps. The *Previously called NH0008/NH0008C

circuit also requires only one power supply for circuit functional operation.

Digital Drivers

The DH0008 is available in a 10-pin TO-5 package; the DH0008C is also available in a 10-pin TO-5, in addition to a 10-lead molded dual-in-line package.


features

- Operation from a Single +10V to +45V Power Supply.
- Low Standby Power Dissipation of only 35 mW for 28V Power Supply.


Metal Can Package OUTPUT

3.0A, 50 ms, Pulse Current Capability.

schematic and connection diagrams




EXPANDER Order Number DH0008H or DH0008CH See Package H10F



typical application

Controller for Closed Loop Stepper Motor



Switching Sequence

Step	A	В	С	D
1	1	0	1	0
2	1	0	0	1
3	0	1	0	1
4	0	1	1	0
1	1	0	1	ō

To reverse the direction use a 4, 3, 2, 1

Peak Power Supply Voltage (for 0.1 sec) 60V
Continuous Supply Voltage 45V
Input Voltage 5.5V
Input Extender Current 5.0 mA
Peak Output Current (50 msec On/1 sec Off) 3.0 Amp
Continuous Output Current

(See continuous operating curves.)

Operating Temperature

DH0008 DH0008C

 $\begin{array}{ccc} \text{DH0008C} & \text{0}^{\circ}\text{C to} + 70^{\circ}\text{C} \\ \text{Storage Temperature} & -65^{\circ}\text{C to} + 150^{\circ}\text{C} \\ \end{array}$

electrical characteristics (Note 1)

PARAMETER	CONDITIONS	MIN	TYP (Note 2)	MAX	UNITS
Logical "1" Input Voltage	V _{CC} = 45V to 10V	2.0			V
Logical "0" Input Voltage	V _{CC} = 45V to 10V			0.8	V
Logical "1" Output Voltage	V _{CC} = 45V, V _{IN} = 2.0V, I _{OUT} = 1.6A -50 ms On/1 sec Off	43	43.5		V
Logical "0" Output Voltage	$V_{CC} = 45V, V_{1N} = 0.8V, R_{L} = 1K$		0.02	0.1	V
Logical "1" Output Voltage	V _{CC} = 28V, V _{IN} = 2.0V, I _{OUT} = 0.8A 50 ms On/1 sec Off	26.5	27.1		V
Logical "0" Input Current	V _{CC} = 45V, V _{IN} = 0.4V		-0.8	-1.0	mA
Logical "1" Input Current	$V_{CC} = 45V, V_{1N} = 2.4V$		0.5	5.0	μΑ
	$V_{CC} = 45V, V_{IN} = 5.5V$			100	μΑ
"Off" Power Supply Current	$V_{CC} = 45V$, $V_{IN} = 0V$		1.6	2.0	mA
Rise Time	$V_{CC} = 28V, R_L = 39\Omega, V_{IN} = 5.0V$		0.2		μs
Fall Time	$V_{CC} = 28V$, $R_L = 39\Omega$, $V_{IN} = 5.0V$		3.0		μs
Ton	V_{CC} = 28V, R_L = 39 Ω , V_{IN} = 5.0V		0.4		μs
T _{OFF}	V_{CC} = 28V, R_L = 39 Ω , V_{IN} = 5.0V		7.0		μs

-55°C to +125°C

Note 1: Unless otherwise specified limits shown apply from -55°C to 125°C for DH0008 and 0°C to 70°C for DH0008C.


Note 2: Typical values are 25°C ambient.

Note 3: Power ratings for the TO-5 based on a maximum junction temperature of +175°C and a ϕ JA of 210°C/w.


Note 4: Power ratings for the DH0008CN Molded DIP based on a maximum junction temperature of 150° C and a thermal resistance of 150° C/w when mounted in a standard DIP socket.

Note 5: Power ratings for the DH0008CN Molded DIP based on a maximum junction temperature of 150° C and a thermal resistance of 115° C/w when mounted on a 1/16 inch thick, epoxy-glass board with ten 0.03 inch wide 2 ounce copper conductors.

switching time waveforms



typical performance





Digital Drivers


DH0011/DH0011C/DH0011CN High Voltage High Current Drivers

general description

The DH0011 high voltage, high current driver family consists of hybrid integrated circuits which provide a wide range of variations in temperature range, package, and output current drive capability. A summary of the variations is listed below.

Applications include driving lamps, relays, cores, and other devices requiring several hundred milliamp currents at voltages up to 40V. Logic flexibility is provided through a 4-input NAND gate, a NOR input and an input which bypasses the gating and connects the base of the output transistor.

logic diagram



ordering information

NSC DESIGNATION	PACKAGE	TEMPERATURE RANGE	OUTPUT CURRENT CAPABILITY
DH0011H	H10C	-55°C to +125°C	250 mA
DH0011CH	H10C	0°C to +70°C	150 mA
DH0011CN	N10B	0°C to +70°C	150 mA

V_{CC} Collector Voltage (Output) 8V 40V 1.0 mA Input Reverse Current Power Dissipation 800 mW -55°C to +125°C Operating Temperature Range DH0011

DH0011C/DH0011CN 0° C to $+70^{\circ}$ C -65°C to 150°C

Storage Temperature

electrical characteristics

TEST NO.	PIN 1	PIN 2	PIN 3	PIN 4	PIN 5	PIN 6	PIN 7	PIN 8	PIN 9	PIN 10	SENSE	MIN	MAX
1	V _{IH}	VIH	V _{tH}	V _{IH}	GND		GND	I _{OL1}		V _{CCL}	V ₈		VoL
2	VIL				GND		GND	IOL1	VIL	V _{CCL}	Vg		VoL
3	VIL				GND	l _{OL2}				V _{CCL}	V ₆		Vol2
4		VIL			GND	I _{OL2}	'			VccL	V ₆		V _{OL2}
5			VIL		GND	loL2				VCCL	V ₆		V _{OL2}
6		[VIL	GND	I _{OL2}				V _{CCL}	V ₆		V _{OL2}
7				GND	GND	I _{OL2}			V _{IH}	V _{CCL}	V ₆		V _{OL2}
8	V _R	GND	GND	GND	GND					V _{CCH}	11		I _R
9	GND	VR	GND	GND	GND					V _{CCH}	l ₂		I _R
10	GND	GND	VR	GND	GND	\	l		\	V _{CCH}	13		1 _R
11	GND	GND	GND	VR	GND				ľ	V _{ссн}	14		l _R
12					GND				VR	V _{CCH}	19		I _R
13	VF	VR	VR	VR	GND		i			V _{CCH}	11		-l _E
14 .	VR	VF	VR	VR	GND					V _{CCH}	12		-1 _F
15	V _R	VR	٧ _F	VR	GND					V _{ссн}	13		-1 _F
16	VR	VR	VR	VF	GND	1	ļ			V _{ссн}	I ₄		-1 _F
17				GND	GND				VF	V _{ссн}	l ₉		-1 _E
18 ,					.GND	E	GND			Vccr	V ₆	V _{он}	
19	GND				GND		GND	Vox		V _{CCL}	l ₈		lox
20					GND		GND	[VPD	I ₁₀		IPDH
21	GND				GND					VMAX	110		IMAX
22*					GND			Į		.V _{PD}		ļ	ton
23*	1				GND				1	V _{PD}		L	toff

^{*}See Test Circuits and Waveforms on Page 4.

forcing functions (Note 1) DH0011

PARAMETER	-55°C	+25°C	+125°C	UNITS
V _{CCL}	4.5	4.5	4.5	V
V _{CCH}	5.5	5.5	5.5	V
V_{PD}		5.0		V
VMAX		8.0		V
V _{IL}	1.4	1.1	0.8	V
V _{IH}	2.1	1.9	1.7	V
VR	4.0	4.0	4.0	V
V _F	0.0	0.0	0.0	V 1
I _{OL1}	250	250	250	mA
l _{OL2}	8.0	8.0	7.5	mA
Vox	40.0	40.0	40.0	v

Note 1: Temperature Range -55°C to +125°C

PARAMETER	0°C	+25°C	+70°C	UNITS
V _{CCL}	5.00	5.0	5.0	V
V _{CCH}	5.00	5.0	5.0	V
V_{PD}		5.0		V
V _{MAX}		8.0		V
VIL	1.20	1.1	.95	V
V _{IH}	2.00	1.9	1.8	V
V _R	4.00	4.0	4.0	V
V _F	0.45	0.45	0.5	V
I _{OL1}	150	150	150	mA
I _{OL2}	8.0	8.0	7.5	mA
Vox	40.00	40,0	40.0	V

test limits (Note 1) DH0011


PARAMETER	ADAMETER -55°C			5°C	+12	25°C	
FANAMETER	MIN	MAX	MIN	MAX	MIN	MAX	UNITS
V _{OL1}		0.45		0.4		0.45	V
V _{OL2}		0.45	}	0.4		0.45	V
VoH	2.20		2.00		1.80		. V
I _R		•		2.0		5.0	μΑ
-l _F		1.60		1.6		1.5	mA
lox				5.0		200	μΑ
I _{PDH}				30.6		-	mA
IMAX				29.6			. , mA
t _{ON}				160			ns
toff				220			ns


test limits (Note 2) DH0011C, DH0011CN


PARAMETER	0°C		+2	+25°C		o°c	
	MIN	MAX	MiN	MAX	MIN	MAX	UNITS
V _{OL1}		0.45		0.45		0.5	V
V _{OL2}		0.45		0.45		0.5	V
VoH	2.05		1.95		1.85		V
i _B				5.0		10.0	μА
-1 _F		1.40		1.4		1.35	mA
lox				5.0		200	μА
IPDH				30.6			mA
IMAX				34.0			mA

Note 1: Temperature Range -55°C to +125°C Note 2: Temperature Range 0°C to +70°C

switching time test circuit









DH0016CN, DH0017CN, DH0018CN High Voltage High Current Drivers


general description

This high-voltage, high-current driver family consists of hybrid integrated circuits which provide a wide range of output currents and output voltages. Applications include driving lamps, relays, cores, and other devices requiring up to 500 mA and

withstanding voltages up to 100V. Logic flexibility is provided through a 4-input NAND gate, a NOR input and an input which bypasses the gating and connects to the base of the output transistor.

Digital Drivers

logic diagram



ordering information

NSC DESIGNATION	PACKAGE	OUTPUT CHARACT	ERISTICS
		Maximum Standoff Voltage	Current
DH0016CN	N10B	70V	250 mA
DH0017CN	N10B	50∨	500 mA
DH0018CN	N10B	100V	500 mA

 V_{CC}
 8V

 Input Voltage
 8V

 Collector Voltage
 DH0016CN
 70V

 DH0017CN
 50V

 DH0018CN
 100V

 Output Surge Current
 DH0016CN
 1.0A

DH0017CN & DH0018CN

H0018CN 2.0A 455mW

Power Dissipation Operating Temperature Range Storage Temperature

0°C to +70°C -65°C to +150°C

electrical characteristics

TEST	PIN 1	PIN 2	PIN 3	PIN 4	PIN 5	PIN 6	PIN 7	PIN 8	DINI O	PIN 10	CENCE	LIN	11TS
NO.	rity I	rin Z	rin 3	riiv 4	כווו ס	rin 6	rin /	riiv 8	PIN 9	FIN IU	SENSE	MIN	MAX
2	ViH	V _{1H}	VIH	V _{IH}	GND		GND	I _{OL1}		Vcc	V ₈		V _{OL1}
3	V _{IL}				GND		GND	I _{OL1}	V _I L	v_{cc}	٧ ₈		V _{OL1}
4		VIL			GND		GND	l _{OL1}	VIL	Vcc	٧ ₈		V _{OL1}
5			VIL		GND		GND	I _{OL1}	VIL	Vcc	V ₈		V _{OL1}
6				VIL	GND		GND	I _{OL1}	VIL	V _{cc}	V ₈		Vol1
7	VIL				GND	I _{OL2}				Vcc	V ₆		VOL2
8		VIL			GND	I _{OL2}				Vcc	V ₆		VOL2
9			VIL		ĠND	I _{OL2}				Vcc	٧6		V _{OL2}
10				ViL	GND	I _{OL2}				v _{cc}	V ₆		V _{OL2}
11				GND	GND	I _{OL2}			VIH	Vcc	V ₆		V_{OL2}
12	V _R	GND	GND	GND	GND					Vcc	l,	,	I _R
13	GND	VR	GND	GND	GND					Vcc	l ₂		I _R
14	GND	GND	V _R	GND	GND			ļ		Vcc	l ₃		I _R
15	GND	GND	GND	VR	GND			ļ		Vcc	14		I _R
16					GND				V _R	Vcc	l ₉		I _R
17	VF	V _R	VR	V _R	GND					Vcc	11	i	-1 _F
18	VR	٧ _F	VR	V _R	GND					Vcc	12		-1 _F
19	VR	VR	٧ _٤	VR	GND				1	Vcc	13		-1 _F
20	V _R	V _R	VR	VF	GND					Vcc	I ₄		-1 _F
21				GND	GND				VF	Vcc	19		-1 _F
22					GND		GND			Vcc	V ₆	V _{OH1}	
23	GND		;		GND	lol3	GND	Vox		V _{cc}	18		lox
24					GND					V_{PD}	I ₁₀ .		IPD
25	GND				GND				GND	V _{MAX}	I ₁₀		I _{MAX}


forcing functions

SYMBOL	0°C	+25°C	+70°C	UNITS
V _{cc}	5.0	5.0	5.0	V
V_{PD}		5.0		V
V _{MAX}		8.0		V
V _{IL}	0.85	0.85	0.85	V
V _{IH}	1.9	1.8	1.6	V
V _R	4.5	4.5	4.5	V
V _F	0.45	0.45	0.45	V
V _{OX} (DH0016CN)		70	70	V .
V _{ox} (DH0017CN)		50	50	V
Vox (DH0018CN)		100	100	V
I _{OL1} (DH0017CN, DH0018CN)	500	500	500	mA
I _{OL1} (DH0016CN)	250	250	250	mA
I _{OL2}	16	16	16	mA
I _{OL3}	•	8.0		mA


test limits

SYMBOL	0°C	+25°C	+70°C	UNITS
V _{OL1}	0.6	0.6	0.6	V
V _{OL2}	0.45	0.45	0.45	V
V _{OH1}	1.95	1.85	1.65	V
l _R		60	60	μΑ
-l _F	1.6	1.6	1.6	mA
lox		5.0	200	μΑ
_{PD}		12.2		mA
IMAX		10		mA


Typical Output Voltages vs Temperature




Typical Switching Times I_C = 250 mA DH0016CN




Typical Switching Times I_C = 500 mA DH0017CN, DH0018CN



switching time test circuit



switching time waveform





Digital Drivers

DH0028C/DH0028CN Hammer Driver

general description


The DH0028C/DH0028CN is a high current hammer driver designed for utilization in a wide variety of printer applications. The device is capable of driving 6 amp pulsed loads at duty cycles up to 10% (1 ms ON/10 ms OFF). The input is DTL/TTL compatible and requires only a single voltage supply in the range of 10V to 45V.

features

- Low standby power: 45 mW at V_{CC} = 36V, 35 mW at V_{CC} = 28V.
- AND input with expander affords logic flexibility.
- Fast turn-on, typically 200 ns.

connection diagrams


Metal Can Package




Order Number DH0028CH See Package H10F

See Packag typical application

Molded Dual-In-Line Package





^{*}Use one decoupling capacitor per six hammer drivers for improved AC noise immunity.

^{*}Previously called NH0028C/NH0028CN

^{**} Zener is used to control the dynamics of the hammer.

Continuous Supply Voltage 45V Instantaneous Peak Supply Voltage (Pin 1 to Ground for 0.1 sec) 60V Input Voltage 5.5V **Expander Input Current** 5.0 mA Peak Output Current (1 ms ON/10 ms OFF) 6.5A Continuous Output Current DH0028C at 25°C 750 mA DH0028CN at 25°C 1000 mA Operating Temperature 0°C to 70°C Storage Temperature -65°C to +175°C Lead Soldering Temperature (10 sec) 300°C

electrical characteristics (Note 1)

PARAMETER	CONDITIONS	MIN	TYP (Note 1)	MAX	UNITS
Logical "1" Input Voltage	V _{CC} = 10V to 45V	2.0			٧
Logical "0" Input Voltage	V _{CC} = 10V to 45V			0.8	v
Logical "0" Input Current	V _{CC} = 45V, V _{IN} = 0.4V		0.8	1.0	mA
Logical "1" Input Current	V _{CC} = 45V, V _{IN} = 2.4V V _{CC} = 45V, V _{IN} = 5.5V		0.5	5.0 100.0	μ Α μ Α
Logical "1" Output Voltage	$V_{CC} = 45V, V_{1N} = 2.0V,$ $I_{OUT} = 1.6A$ $V_{CC} = 36V, V_{1N} = 2.0V,$ $I_{OUT} = 5A$	43 .0	43.5		v
	(Note 2)	33.3	55		
Logical "0" Output Voltage	$V_{CC} = 45V, R_L = 1k, V_{IN} = 0.8V$		020	100	V
OFF Power Supply Current	V _{CC} = 45V, V _{IN} = 0.0V		1.6	2.0	mA
Rise Time (10% to 90%)	V _{CC} = 45V, R _L = 39\$} V _{IN} = 5.0V peak, PRF = 1 kHz		0.2		μς
Fall Time (90% to 10%)	V _{CC} ≥ 45V, R _L = 39Ω V _{IN} = 5.0V peak, PRF = 1 kHz		3.0		μς
TON	V _{CC} = 45V, R _L = 39Ω V _{IN} = 5.0V peak, PRF = 1 kHz		0.4		μs
Toff	V _{CC} = 45V, R _L = 39Ω V _{IN} = 5.0V peak, PRF = 1 kHz		7.0		μς


Note 1: These specifications apply for ambient temperatures from $0^{\circ}C$ to $70^{\circ}C$ unless otherwise specified. All typical values are for $25^{\circ}C$ ambient.

Note 2: Measurement made at 1 ms ON and 10 ms OFF.

Note 3: Power ratings for the DH0028C are based on a maximum junction temperature of 175°C and a thermal resistance of 210°C/W .

Note 4: Power ratings for the DH0028CN are based on a maximum junction temperature of 175°C and a thermal resistance of 150°C/W.

typical performance characteristics





Digital Drivers

DH0034/DH0034C High Speed Dual Level Translator


general description

The DH0034/DH0034C is a high speed level translator suitable for interfacing to MOS or junction FET analog switches. It may also be used as a universal logic level shifter capable of accepting TTL/DTL input levels and shifting to CML, MOS, or SLT levels.


features

- Fast switching, t_{pd0}: typically 15 ns; t_{pd1}: typically 35 ns
- Large output voltage range: 25V
- Input is TTL/DTL compatible
- Low output leakage: typically 0.1 μA

schematic and connection diagrams








Order Number DH0034H or DH0034CH See Package H10F


Dual-in-Line Package




Order Number DH0034D or DH0034CD See Package D14D

typical applications

5 MHz Analog Switch



TTL to IBM (SLT) Logic Levels



V_{CC} Supply Voltage 7.0V Negative Supply Voltage -30V Positive Supply Voltage +25V Differential Supply Voltage 25V Maximum Output Current 100 mA Input Voltage +5.5V -55°C to +125°C Operating Temperature Range: DH0034 DH0034C 0°C to +85°C Storage Temperature Range -65°C to +150°C Lead Temperature (Soldering, 10 sec) 300°C

electrical characteristics (See Notes 1 & 2)

PARAMETER	CONDITIONS		DH0034			DH0034C		
1 ANAMETER	CONDITIONS	MIN	TYP	MAX	MIN	TYP	MAX	UNITS
Logical ''1'' Input Voltage	V _{CC} = 4.5V V _{CC} = 4.75V	2.0			2.0	,		٧
Logical ''0'' Input Voltage	V _{cc} = 5.5V V _{cc} = 4.75V			0.8			0.8	٧
Logical "1" Input Current	$V_{CC} = 5.5V, V_{IN} = 2.4V$ $V_{CC} = 5.25V, V_{IN} = 2.4V$			40			40	μΑ
Logical "1" Input Current	$V_{CC} = 5.5V, V_{IN} = 5.5V$ $V_{CC} = 5.25V, V_{IN} = 5.5V$			1.0			1.0	mA
Logical "0" Input Current	$V_{CC} = 5.5V, V_{IN} = 0.4V$ $V_{CC} = 5.25V, V_{IN} = 0.4V$			1.6			1.6	mA
Power Supply Current Logic ''0''	(Note 3) $V_{CC} = 5.5V$, $V_{IN} = 4.5V$ $V_{CC} = 5.25V$, $V_{IN} = 4.5V$		30	38		30	38	mA
Power Supply Current Logic "1"	(Note 3) $V_{CC} = 5.5V$, $V_{IN} = 0V$ $V_{CC} = 5.25V$, $V_{IN} = 0V$		37	48		37	48	mA
Logical ''0'' Output Voltage	V _{CC} = 4.5V, I _{OUT} = 100 mA V _{CC} = 4.5V, I _{OUT} = 50 mA		V~ + .50 V~ + .3	V= +50		V ⁻ + .50 V ⁻ + .3	V= + .65	· V
Output Leakage Current	$V_{CC} = 5.5V, V_{IN} = 0.8V$ $V^{+} \cdot V^{-} = 25V$		0.1	5		0.1	5	μА
Transition Time to Logical "O"	$V_{CC} = 5.0V, V_3 = 0V, T_A = 25^{\circ}C$ $V^{-} = -25V, R_L = 510\Omega$		15	25		15	35	ns
Fransition Time to Logical "1"	$V_{CC} = 5.0V, T_A = 25^{\circ}C$ $V = -25V, R_L = 510\Omega$		35	75	•	35	75	ns

Note 1: These specifications apply over the temperature range -55° C to $+125^{\circ}$ C for the DH0034 and 0°C to $+85^{\circ}$ C for the DH0034C with a 510 ohm resistor connected between output and ground, and V⁻ connected to -25V, unless otherwise specified.

Note 2: All typical values are for $T_A = 25^{\circ}C$.

Note 3: Current measured is total drawn from V_{CC} supply.

theory of operation

When both inputs of the DH0034 are raised to logic "1", the input AND gate is turned "on" allowing Q1's emitter to become forward biased. Q1 provides a level shift and constant output current. The collector current is essentially the same as the emitter which is given by $\frac{V_{CC} - V_{BE}}{R1}$ Approximately 7.0 mA flows out of Q1's collector.

applications information

1. Paralleling the Outputs


The outputs of the DH0034 may be paralleled to increase output drive capability or to accomplish the "wire OR". In order to prevent current hoging by one output transistor or the other, resistors of 2 ohms/100 mA value should be inserted between the emitters of the output transistors and the minus supply.

2. Recommended Output Voltage Swing

The graph shows boundary conditions which govern proper operation of the DH0034. The range of operation for the negative supply is shown on the X axis and must be between -3V and -25V. The allowable range for the positive supply is governed by the value chosen for V⁻. V⁺ may be selected by drawing a vertical line through the selected value for V⁻ and terminated by the


About 2 mA of Q1's collector current is drawn off by pull down resistor, R2. The balance, 5 mA, is available as base drive to Q2 and to 'charge its associated Miller capacitance. The output is pulled to within a V_{SAT} of V^- . When either (or both) input to the DH0034 is lowered to logic "0," the AND gate output drops to 0.2V turning Q1 off. Deprived of base drive Q2 rapidly turns off causing the output to rise to the V_3 supply voltage. Since Q2's emitter operates between 0.6V and 0.2V, the speed of the DH0034 is greatly enhanced.

boundaries of the operating region. For example, a value of V^- equal to -6V would dictate values of



 V^{\pm} between -5V and +19V. In general, it is desirable to maintain at least 5V difference between the supplies.

switching time waveforms



Digital Drivers

10



DH0035/DH0035C PIN Diode Driver

general description

The DH0035/DH0035C is a high speed digital driver designed to drive PIN diodes in RF modulators and switches. The device is used in conjunction with an input buffer such as the DM7830/DM8830. or DM5440/DM7440.

features


- Large output voltage swing 30V
- Peak output current in excess of 1 Amp
- Inputs TTL/DTL compatible

- Short propagation delay 10 ns
- High repetition rate 5 MHz


The DH0035/DH0035C is capable of driving a variety of PIN diode types including parallel, serial, anode grounded and cathode grounded. For additional information, see AN-49 PIN Diode Drivers.

The DH0035 is guaranteed over the temperature range -55°C to +125°C whereas the DH0035C is guaranteed from 0°C to 85°C.

schematic and connection diagrams




Metal Can Package



Order Number DH0035G or DH0035CG See Package H12B

typical applications



Note: Cathode grounded PfN diode: $R_P = 6252$ limits diode forward current to 100 mA. Typ switching for HP33604A, RF turn-on 25 ns, turn-off 5 ns. C2 = 250 pF, $R_P = 022$, C1 = 0.15

 V⁻ Supply Voltage Differential (Pin 5 to Pin 1 or 2)
 40V

 V⁺ Supply Voltage Differential (Pin 1 or 2 to Pin 8 or 9)
 30V

 Input Current (Pin 3 or 7)
 ±75 mA

 Peak Output Current
 ±1.0 Amps

 Power Dissipation (Note 3)
 1.5W

Storage Temperature Range
Operating Temperature Range DH0035
DH0035C

-65°C to +150°C ~55°C to +125°C 0°C to +85°C 300°C

Lead Temperature (Soldering, 10 sec)

electrical characteristics (Notes 1, 2)


	20101710110		LIMITS		UNITS
PARAMETER	CONDITIONS	MIN	TYP	MAX	UNITS
Input Logic "1" Threshold	V _{OUT} = -8V, R _L = 100Ω		1.0	2.0	V
Input Logic "0" Threshold	V _{OUT} = +8V, R _L = 100Ω	0.4	0.6		V
Positive Output Swing	I _{OUT} ≈ 100 mA	7.0	. +8.0		V
Negative Output Swing	t _{OUT} = 100 mA		-8.0	-7.0	v
Positive Short Circuit Current	$V_{IN} = 0V$, $R_L = 0\Omega$ (Pulse Test; Duty Cycle $\leq 3\%$)	400	800		m A
Negative Short Circuit Current	V_{IN} = 1.5V, I_{IN} = 50 mA, R_{L} = 0 Ω (Pulse Test, Duty Cycle \leq 3%)	800	1000		mA
Turn-On Delay	V _{IN} = 1.5V, V _{OUT} = -3V		10	15	ns
Turn-Off Delay	V _{IN} = 1.5V, V _{OUT} = +3V		15	30	ns
On Supply Current	V _{IN} = 1.5V		45	60	mA

Note 1: Unless otherwise specified, these specifications apply for V^+ = 10.0V, V^- = -10.0V, pin 5 grounded, over the temperature range -55°C to +125°C for the DH0035, and 0°C to 85°C for the DH0035C.

Note 2: All typical values are for TA = 25°C.


Note 3: Derate linearly at 10 mW/°C for ambient temperatures above 25°C.

typical applications (cont.)



Note: Anode Grounded PIN diode: R_M = 56 Ω limits diode forward current to 100 mA. Typical switching for HP33622A, RF turn-on 5 ns; turn-off 4 ns. C1 = 470 pF, C2 = 0.1 μ F, R_M \simeq 9 Ω .

Alternate Current Limiting





Section 11

A/D Converters



Section 11. Analog-to-Digital Converters

			Conversion	Part N	umber	Page
Resolution	Supplies	Linearity ,	Time	-55°C to 125°C	-25°C to 85°C	Number
12	+5V to ±15V	½ LSB	100 µs	ADC1210	ADC1210C	11-5
12	+5V to ±15V	2 LSB	100 µs	ADC1211	ADC1211C	11-5

Note: See the Data Acquisition Handbook for National's complete line of converter products.



A/D-D/A Converter/DVM Selection Guide

	RESOLUTION (BITS)	NATIONAL PART NUMBER	ALTERNATE SOURCE PART NUMBER	LINEARITY @ 25°C (MAX) (%)	INTERNAL REFERENCE	OUTPUT OP AMP	SUPPLIES (V)	TEMPERATURE RANGES AVAILABLE (°C)	COMMENTS
	D/A CONVERTER	ä							
	8	DAC0802	DAC-08A, DAC-08H	0.1			±5 to ±15	0 to +70, -55 to +125	High Speed Multiplying
	000	DAC0800	DAC-08, DAC-08E	0.19			±5 to ±15	0 to +70, -55 to +125	High Speed Multiplying
		DAC0801	DAC-08C	0.39			±5 to ±15	0 to +70	High Speed Multiplying
	- ∞	DAC0806	MC1408-6	0.78			±5 to ±15	0 to +70	Multiplying
		DAC0807	MC1408-7	0.39			±5 to ±15	0 to +70	Multiplying
	- &	DAC0808	MC1508-8/MC1408-8	0.19			±5 to ±15	0 to +70, -55 to +125	Multiplying
	10	DAC1020	AD7520L/AD7530L	0.05			5 to 15	0 to +70, -55 to +125	4-Quadrant Multiplying
	0	DAC1021	AD7520K/AD7530K	0.1			5 to 15	0 to +70, -55 to +125	4-Quadrant Multiplying
	0.00	DAC1022	AD7520J/AD7530J	0.2			5 to 15	0 to +70, -55 to +125	4-Quadrant Multiplying
	21	DAC1220	AD7521L/AD7531L	0.05			5 to 15	0 to +70, -55 to +125	4-Quadrant Multiplying
11-	1 2	DAC1221	AD7521K/AD7531K	0.1			5 to 15	0 to +70, -55 to +125	4-Quadrant Multiplying
4	12	DAC1222	AD7521J/AD7531J	0.2			5 to 15	0 to +70, -55 to +125	4-Quadrant Multiplying
	12	DAC1200		0.012	•	•	±15, 5	- 25 to +85, -55 to +125	Complete DAC
	- 21	DAC1201		0.049	•	•	±15, 5	-25 to +85, -55 to +125	Complete DAC
	: 2	DAC1285	DAC85 (Binary)	0.012	•	•	±15, 5	-25 to +85, -55 to +125	Complete DAC
	5 2	DAC1280	DAC80 (Binary)*	0.024	•	•	±15, 5	-25 to +85	Complete DAC
	3.Dioite	DAC1202		0.01	•	•	±15, 5	-25 to +85, -55 to +125	Complete BCD DAC
	3.50-5	2021000				,		Complete BCD DAC	Complete BCD DAC

*Note, Minor specification differences

DAC80 (BCD)* DAC85 (BCD)

DAC1286 DAC1203

DAC1287

Complete BCD DAC Complete BCD DAC Complete BCD DAC

-25 to +85, -55 to +125 -25 to +85, -55 to +125

> +15, 5 ±15, 5

0.01 0.05 0.05 0.1

3-Digits 3-Digits 3-Digits

-25 to +85, -55 to +125

-25 to +85

±15, 5



ADC1210, ADC1211 12-Bit CMOS A/D Converters

general description

The ADC1210, ADC1211 are low power, medium speed, 12-bit successive approximation, analog-to-digital converters. The devices are complete converters requiring only the application of a reference voltage and a clock for operation. Included within the device are the successive approximation logic, CMOS analog switches, precision laser trimmed thin film R-2R ladder network and FET input comparator.

The ADC1210 offers 12-bit resolution and 12-bit accuracy, and the ADC1211 offers 12-bit resolution with 10-bit accuracy. The inverted binary outputs are directly compatible with CMOS logic. The ADC1210, ADC1211 will operate over a wide supply range, convert both bipolar and unipolar analog inputs, and operate in either a continuous conversion mode or logic-controlled

START-STOP conversion mode. The devices are capable of making a 12-bit conversion in 100 μ s typ, and can be connected to convert 10 bits in 30 μ s.


A/D Converter Products

Both devices are available in military and industrial temperature ranges.

features


- 12-bit resolution
- ±1/2 LSB linearity
- Single +5V to ±15V supply range
- 100 μs 12-bit, 30 μs 10-bit conversion rate
- CMOS compatible outputs
- Bipolar or unipolar analog inputs
- 200 kΩ analog input impedance
- Low cost

block diagram



connection diagram

Dual-In-Line Package



Order Number ADC1210HD, ADC1210HCD, ADC1211HD, ADC1211HCD See Package D24D

Maximum Reference Supply Voltage (V+)	16∨
Maximum Negative Supply Voltage (V ⁻)	-20V
Voltage At Any Logic Pin	V ⁺ + 0.3\
Analog Input Voltage	±15\
Maximum Digital Output Current	±10 mA
Maximum Comparator Output Current	50 m <i>A</i>
Comparator Output Short-Circuit Duration	5 Second:

Power Dissipation
Operating Temperature Range

ADC1210HD, ADC1211HD
ADC1210HCD, ADC1211HCD

-55°C to +125°C -25°C to + 85°C -65°C to +150°C

See Curves

Storage Temperature Range Lead Temperature (Soldering, 10 seconds) +150° C 300° C

dc electrical characteristics (Notes 1 and 2)

		1 /	ADC121	0		ADC121	1	UNITS
PARAMETER	CONDITIONS	MIN	TYP	MAX	MIN	TYP	MAX	UNITS
Resolution		12			12			Bits
Linearity Error	(Note 3) f _{CLK} = 65 kHz, T _A = 25°C f _{CLK} = 65 kHz		-	±0.0122 ±0.0244	1		±0.0488	% FS % FS
Full Scale Error	T _A = 25°C, Unadjusted			0.1			0.25	% FS
Zero Scale Error	T _A = 25°C, Unadjusted			0.1		ĺ	0.25	% FS
Quantization Error		1		± 1/2			±1/2	LSB
Input Resistor Values	R27, R28		20			20		kΩ
Input Resistor Values	R25, R26		200			200		kΩ
Input Resistor Ratios	R25/R26, R27/R28			0.1			0.1	%
Logic "1" Input Voltage		8			8	1		V
Logic "0" Input Voltage				2			2	٧
Logic "1" Input Current	V _{IN} = 10.24V			1		l	1	μА
Logic "0" Input Current	VIN = 0V			-1			-1	μΑ
Logic "1" Output Voltage	I _{OUT} ≤ −1 μA	9.2			9.2			V
Logic "0" Output Voltage	I _{OUT} ≤ 1 μA			0.5			0.5	V
Positive Supply Current	V ⁺ = 15V, f _{CLK} = 65 kHz, T _A = 25°C		5	8		5	8	mA
Negative Supply Current	V== -15V, TA = 25°C		4	6		4	6	mA

ac electrical characteristics TA = 25°C, (Notes 1 and 2)


PARAMETER	CONDITIONS	MIN .	TYP	MAX	UNITS
Conversion Time			100	200	μs
Maximum Clock Frequency			130	65	, kHz
Maximum Clock Pulse Width		100	50		ns
Propagation Delay From Clock to Data Output (Q0 to Q11)	$t_{r} \le t_{f} \le 10 \text{ ns}$		60	150	ns
Propagation Delay From Clock to Conversion Complete	$t_{f} \leq t_{f} \leq 10 \text{ ns}$		60	150	ns
Clock Rise and Fall Time				5	μs
Input Capacitance			10		pF
Start Conversion Set-Up Time		30			ns

Note 1: Unless otherwise noted, these specifications apply for $V^+ = 10.240V$, $V^- = -15V$, over the temperature range $-55^{\circ}C$ to $+125^{\circ}C$ for the ADC1210HD, ADC1211HD, and $-25^{\circ}C$ to $+85^{\circ}C$ for the ADC1210HCD, ADC1211HCD.


Note 2: All typical values are for $T_A = 25^{\circ} C$.


Note 3: Unless otherwise noted, this specification applies over the temperature range -25°C to +85°C. Provision is made to adjust zero scale error to OV and full-scale to 10.2375V during testing. Standard linearity test circuit is shown in *Figure 5a*.

schematic diagram



Note: 3 bits shown for clarity





applications information

THEORY OF OPERATION

The ADC1210, ADC1211 are successive approximation analog-to-digital converters, i.e., the conversion takes place 1 bit at a time by comparing the output of the internal D/A to the (unknown) input voltage. The START input (pin 13), when taken low, causes the register to reset synchronously on the next CLOCK low-to-high transition. The MSB, Q11 is set to the low state, and the remaining bits, Q0 through Q10, will be set to the high state. The register will remain in this state until the SC input is taken high. When START goes high, the conversion will begin on the low-to-high transition of the CLOCK pulse. Q11 will then assume the state of pin 23. If pin 23 is high, Q11 will be high; if pin 23 is low, Q11 will remain low. At the same time, the next bit, Q10 is set low. All remaining bits, Q0—Q9

will remain unchanged (high). This process will continue until the LSB (QQ) is found. When the conversion process is completed, it is indicated by CONVERSION COMPLETE (\overline{CC}) (pin 14) going low. The logic levels at the data output pins (pins 1–12) are the complemented-binary representation of the converted analog signal with Q11 being the MSB and Q0 being the LSB. The register will remain in the above state until the \overline{SC} is again taken low.

An application example is shown in Figure 1. In this case, a 0 to -10.2375V input is being converted using the ADC1210 with $V^+ = 10.240V$, $V^- = -15V$. Figure 1b is the timing diagram for full scale input. Figure 1c is the timing diagram for zero scale input, Figure 1d is the timing diagram for -3.4125V input (010101010101) = output).

applications information (Continued)




FIGURE 1a. ADC1210 Connected for OV to -10.2375V (Natural Binary Output)




FIGURE 1b. Timing Diagram for V_{IN} = Full Scale Input





FIGURE 1c. Timing Diagram for VIN = Zero Scale



applications information (Continued)

TABLE I. Pin Assignments and Explanations

PIN NUMBER	MNEMONIC	FUNCTION
1-12	Q11Q0	Digital (data) output pins. This information is a parallel 12-bit complemented binary representation of the converted analog signal. All data is valid when "Conversion Complete" goes low. Logic levels are ground and V ⁺ .
13	<u>sc</u>	Start Conversion is a logic input which causes synchronous reset of the successive approximation register and initiates conversion. Logic levels are ground and V ⁺ .
14	<u>cc</u>	"Conversion Complete" is a digital output signal which indicates the status of the converter. When \overline{CC} is high, conversion is taking place, when low conversion is completed. Logic levels are ground and V ⁺ .
15, 16	R27, R28	R27 and R28 are two application resistors connected to the comparator non-inverting input. The resistors may be used in various modes of operation. Their nominal values are 20 k Ω each. See Applications section.
17	+IN	Non-inverting input of the analog comparator. This node is used in various configura- tions and for compensation of the loop. See Applications section.
18, 19	R25, R26	R25 and R26 are two application resistors that are tied internally to the inverting input of the comparator. Their nominal values are 200 k Ω each. See Applications section. The R-2R ladder network will have the same temperature coefficient as these resistors.
20	V-	Negative supply voltage for bias of the analog comparator. Optionally may be grounded or operated with voltages to -20V.
21	GND	Ground for both digital and analog signals.
22	V+(V _{REF})	V ⁺ sets both maximum full scale and input and output logic levels.
23	со	Comparator output.
24	СР	Clock is an input which causes the successive approximation (shift) register to advance through the conversion sequence. Logic levels are ground and V ⁺ .

POWER SUPPLY CONSIDERATIONS AND DECOUPLING

Pin 22 is both the positive supply and voltage reference input to the ADC1210, ADC1211. The magnitude of V⁺ determines the input logic "1" threshold and the output voltage from the CMOS SAR. The device will operate over a range of V⁺ from 5V to 15V. However, in order to preserve 12-bit accuracy, V⁺ should be well regulated (0.01%) and isolated from external switching transients. It is therefore recommended that pin 22 be decoupled with a 4.7 μ F tantalum capacitor in parallel with a 0.1 μ F ceramic disc capacitor.

The V $^-$ supply (pin 20) provides negative bias for the FET comparator. Although pin 20 may be grounded in some applications, it must be at least 2V more negative than the most negative analog input signal. When a negative supply is used, pin 20 should also be bypassed with 4.7 μ F in parallel with 0.1 μ F.

Grounding and circuit layout are extremely important in preserving 12-bit accuracy. The user is advised to employ separate digital and analog returns, and to make these PC board traces as "heavy" as practical.

SHORT CYCLE FOR IMPROVED CONVERSION TIME (FIGURE 2)

The ADC1210, ADC1211 counting sequence may be truncated to decrease conversion time. For example, when using the ADC1211, 2 clock intervals may be

"saved" if 10-bit conversion accuracy is taking place. The Q2 output should be "OR'd" with CONVERSION COMPLETE (\overline{CC}) in order to ensure that the register does not lock-up upon power turn-on.




FIGURE 2. Short Cycling the ADC1211 to Improve 10-Bit Conversion Time (Continuous Conversion)

LOGIC COMPATIBILITY

The ADC1210, ADC1211 is intended to interface with CMOS logic levels: i.e., the logic inputs and outputs are directly compatible with series 54C/74C and CD4000 family of logic components. The outputs of the ADC1210, ADC1211 will not drive LPTTL, TTL or PMOS logic directly without degrading accuracy. Various recommended interface techniques are shown in *Figures 3 and 4*.

OPERATING CONFIGURATIONS

Several recommended operating configurations are shown in $\it Figure~5$.




FIGURE 3. Interfacing an ADC1210, ADC1211 Running on $V^+ > V_{CC}$. Example: $V^+ = 10.24V$, System $V_{CC} = 5V$





FIGURE 4. Interfacing an ADC1210, ADC1211 Running on $V^+ \le V_{CC}$. Example: $V^+ = 5V$, $V_{CC} = 15V$

OFFSET AND FULL SCALE ADJUST

A variety of techniques may be employed to adjust Offset and Full Scale on the ADC1210, ADC1211. A straight-forward Full Scale Adjust is to incrementally vary V⁺ (VREF) to match the analog input voltage. A recommended technique is shown in *Figure 6*. An LM199 and low drift op amp (e.g., the LH0044) are used to provide the precision reference. The ADC1210, ADC1211 is put in the continuous convert mode by shorting pins 13 and 14. An analog voltage equal to VREF minus 1 1/2 LSB (10.23625V) is applied to pins 18 and 19, and R1 is adjusted until the LSB flickers equally between logic "1" and logic "0" (all other out-

puts must be stable logic "0"). Offset Null is accomplished by then applying an analog input voltage equal to 1/2 LSB at pins 18 and 19. R2 is adjusted until the LSB output flickers equally between logic "1" and logic "0" (all other bits are stable). In the circuit of Figure 6, the ADC1210, ADC1211 is configured for Complementary Binary logic and the values shown are for V⁺ = 10.240V, VFS = 10.2375V, LSB = 2.5 mV.

An alternate technique is shown in *Figure 7*. In this instance, an LH0071 is used to provide the reference voltage. An analog input voltage equal to V_{REF} minus 1 1/2 LSB (10.23625V) is applied to pins 18 and 19.



applications information (Continued)




FIGURE 6. Offset and Full Scale Adjustment for Complementary Binary

R1 is adjusted until the LSB output flickers equally between logic "1" and logic "0" (all other outputs must be a stable logic "0"). For Offset Null, an analog voltage equal to 1/2 LSB (1.25 mV) is then applied to pins 18 and 19, and R2, is adjusted until the LSB output flickers equally between logic "1" and "0".




FIGURE 7. Offset and Full-Scale Adjustment Technique Using LH0071

In both techniques shown, adjusting the Full-Scale first and then Offset minimizes adjustment interaction. At least one iteration is recommended as a self-check.

DEFINITION OF TERMS

Resolution: The Resolution of an A/D is an expression of the smallest change in input which will increment (or decrement) the output from one code to the next adjacent code. It is defined in number of bits, or 1 part in 2ⁿ. The ADC1210 and ADC1211 have a resolution of 12 bits or 1 part in 4,096 (0.0244%).

Quantization Uncertainty: Quantization Uncertainty is a direct consequence of the resolution of the converter. All analog voltages within a given range are represented by a single digital output code. There is, therefore, an inherent conversion error even for a perfect A/D. As an example, the transfer characteristic of a perfect 3-bit A/D is shown in Figure 8.

As can be seen, all input voltages between 0V and 1V are represented by an output code of 000. All input voltages between 1V and 2V are represented by an output code of 001, etc. If the midpoint of the range is assumed to be the nominal value (e.g., 0.5V), there is an Uncertainty of $\pm 1/2$ LSB. It is common practice to




FIGURE 8. Quantization Uncertainty of a Perfect 3-Bit A/D

offset the converter 1/2 LSB in order to reduce the Uncertainty to $\pm 1/2$ LSB as shown in Figure 9. Rather than +1, ± 0 bit shown in Figure 8. Quantization Uncertainty can only be reduced by increasing Resolution. It is expressed as $\pm 1/2$ LSB or as an error percentage of full scale ($\pm 0.0122\%$ FS for the ADC1210).




FIGURE 9. Transfer Characteristic Offset 1/2 LSB to Minimize Quantizing Uncertainty

Linearity Error: Linearity Error is the maximum deviation from a straight line passing through the end points of the A/D transfer characteristic. It is measured after calibrating Zero and Full Scale Error. The Linearity Error of the ADC1210 is guaranteed to be less than $\pm 1/2$ LSB or $\pm 0.0122\%$ of FS and $\pm 0.0488\%$ of FS for the AD1211. Linearity is a performance characteristic intrinsic to the device and cannot be externally adjusted.

Zero Scale Error (or Offset): Zero Scale Error is a measure of the difference between the output of an ideal and the actual A/D for zero input voltage. As shown in Figure 10, the effect of Zero Scale Error is to shift the transfer characteristic to the right or left along the abscissa. Any voltage more negative than the LSB transition gives an output code of 000. In practice, therefore, the voltage at which the 000 to 001 transition

applications information (Continued)

takes place is ascertained, this input voltage's departure from the ideal value is defined as the Zero Scale Error (Offset) and is expressed as a percentage of FS. In the example of *Figure 10*, the offset is 2 LSB's or 0.286% of FS.

The Zero Scale Error of the ADC1210, ADC1211 is caused primarily by offset voltage in the comparator. Because it is common practice to offset the A/D 1/2 LSB to minimize Quantization Error, the offsetting techniques described in the Applications Section may be used to null Zero Scale Error and accomplish the 1/2 LSB offset at the same time.

Full Scale Error (or Gain Error): Full Scale Error is a measure of the difference between the output of an ideal A/D converter and the actual A/D for an input voltage equal to full scale. As shown in Figure 11, the Full Scale Error effect is to rotate the transfer characteristic angularly about the origin. Any voltage more positive than the Full Scale transition gives an output code of 111. In practice, therefore, the voltage at which the transition from 111 to 110 occurs is ascertained. The input voltage's departure from the ideal value is defined as Full Scale Error and is expressed as a percentage of FS. In the example of Figure 11, Full Scale Error is 1 1/2 LSB's, or 0.214% of FS.

Full Scale Error of the ADC1210, ADC1211 is due primarily to mismatch in the R-2R ladder equivalent




FIGURE 10. A/D Transfer Characteristic with Offset

output impedance and input resistors R25, R26, R27, and R28. The gain error may be adjusted to zero as outlined in the Applications section.

Monotonicity and Missing Codes: Monotonicity is a property of a D/A which requires an increasing or constant output voltage for an increasing digital input code. Monotonicity of a D/A converter does not, in itself, guarantee that an A/D built with that D/A will not have missing codes. However, the ADC1210 and ADC1211 are guaranteed to have no missing codes.

Conversion Time: The ADC1210, ADC1211 are successive approximation A/D converters requiring 13 clock intervals for a conversion to specified accuracy for the ADC1210 and 11 clocks for the ADC1211. There is a trade-off between accuracy and clock frequency due to settling time of the ladder and propagation delay through the comparator. By modifying the hysteresis network around the comparator, conversions with 10-bit accuracy can be made in 30 μs . Replace RA, RB and CA in Figure 5 with a 10 $M\Omega$ resistor between pin 23 (Comparator Output) and pin 17 (+ IN), and increase the clock rate to 366 kHz.

In order to prevent errors during conversion, the analog input voltage should not be allowed to change by more than $\pm 1/2$ LSB. This places a maximum slew rate of $12.5~\mu V/\mu s$ on the analog input voltage. The usual solution to this restriction is to place a Sample and Hold in front of the A/D. See AN-154 for additional information.




FIGURE 11. Full Scale (Gain Error)

National Semiconductor

A/D Converter Products

DM2502, DM2503, DM2504 Successive Approximation Registers

general description

The DM2502, DM2503 and DM2504 are 8-bit and 12-bit TTL registers designed for use in successive approximation A/D converters. These devices_contain all the logic and control circuits necessary in combination with a D/A converter to perform successive approximation analog-to-digital conversions.

The DM2502 has 8 bits with serial capability and is not expandable.

The DM2503 has 8 bits and is expandable without serial capability.


The DM2504 has 12 bits with serial capability and expandability.

All three devices are available in ceramic DIP, ceramic flatpak, and molded Epoxy-B DIPs. The DM2502,


DM2503 and DM2504 operate over -55° C to $+125^{\circ}$ C; the DM2502C, DM2503C and DM2504C operate over 0° C to $+70^{\circ}$ C.

features

- Complete logic for successive approximation A/D converters
- 8-bit and 12-bit registers
- Capable of short cycle or expanded operation
- Continuous or start-stop operation
- Compatible with D/A converters using any logic code
- Active low or active high logic outputs
- Use as general purpose serial-to-parallel converter or ring counter




connection diagrams (Dual-In-Line and Flat Packages)



Order Number DM2502J, DM2502CJ, DM2503J, or DM2503CJ See NS Package J16A

Order Number DM2502CN or DM2503CN See NS Package N16A

Order Number DM2502W, DM2502CW, DM2503W, or DM2503CW
See NS Package W16A



Order Number DM2504F or DM2504CF See NS Package F24A

Order Number DM2504J or DM2504CJ See NS Package J24A

> Order Number DM2504CN See NS Package N24A

absolute maximum ratir	ngs (Note 1)	operating condition	ons		
			MIN	MAX	UNITS
Supply Voltage	7V	Supply Voltage, V _{CC}			
Input Voltage	5.5∨	DM2502C, DM2503C,	4.75	5.25	V
Output Voltage	5.5∨	DM2504C			
Storage Temperature Range Lead Temperature (Soldering, 10 seconds)	-65°C to +150°C 300°C	DM2502, DM2503, DM2504	4.5	5.5	V
		Temperature, T _A DM2502C, DM2503C, DM2504C	0	+70	°c
		DM2502, DM2503, DM2504	-55	+125	°C

electrical characteristics (Notes 2 and 3) $V_{CC} = 5.0V$, $T_A = 25^{\circ}C$, $C_L = 15$ pF, unless otherwise specified.

PARAMETER	CONDITIONS	MIN	TYP	MAX	UNITS
Logical "1" Input Voltage (V _{IH})	V _{CC} = Min	2.0			V
Logical "1" Input Current (I _{IH})	V _{CC} = Max				
CP Input	$V_{1H} = 2.4V$	•	6	40	μΑ
D, Ē, Š Inputs	V _{IH} = 2.4V	1	6	80	μΑ
All Inputs	V _{IH} = 5.5V		ļ	1.0	mA
Logical "0" Input Voltage (V _{IL})	V _{CC} = Min			0.8	v
Logical "0" Input Current (IIL)	V _{CC} = Max		ĺ		
CP, S Inputs	$V_{IL} = 0.4V$		-1.0	-1.6	mA
D, E Inputs	$V_{1L} = 0.4V$	ĺ	-1.0	-3.2	mA
Logical "1" Output Voltage (V _{OH})	V _{CC} = Min, 1 _{OH} = -0.48 mA	2.4	3.6		v
Output Short Circuit Current	$V_{CC} = Max; V_{OUT} = 0.0V;$	-10	-20	-45	mA
(Note 4) (I _{OS})	Output High; CP, D, S, High; E Low				
Logical "0" Output Voltage (V _{OL})	V _{CC} = Min, I _{OL} = 9.6 mA			0.4	
	= =		0.2	0.4	V
Supply Current (I _{CC}) DM2502C	V _{CC} = Max, All Outputs Low		0.5		l .
DM2502			65	95	mA
DM2503C			65	85	mA.
DM2503			60	90	mA
DM2504C			60	80	mA.
DM2504			90 90	124 110	mA
					mA
Propagation Defay to a Logical "0" From CP to Any Output (t _{pd0})		10	18	28	ns
Propagation Delay to a Logical "0"	CP High, S Low	1	16	24	ns
From E to Q7 (Q11) Output (t _{pd0})	DM2503, DM2503C, DM2504, DM2504C Only				
Propagation Delay to a Logical "1"		10	26	38	ns
From CP to Any Output (tpd1)		.	20	30	""
Propagation Delay to a Logical "1"	CP High, S Low		13	19	ns
From E to Q7 (Q11) Output (t _{pd1})	DM2503, DM2503C, DM2504, DM2504C Only			-	
Set-Up Time Data Input (t _{s(D)})		10	4	8	ns
Set-Up Time Start Input (t _{s(S)})		0	9	16	ns
Minimum Low CP Width (t _{PWL})			- 30	42	ns
Minimum High CP Width (t _{PWH})			17	24	ns
Maximum Clock Frequency (f _{MAX})		15	21		MHz

Note 1: "Absolute Maximum Ratings" are those values beyond which the safety of the device cannot be guaranteed. Except for "Operating Temperature Range" they are not meant to imply that the devices should be operated at these limits. The table of "Electrical Characteristics" provides conditions for actual device operation.

Note 2: Unless otherwise specified min/max limits apply across the -55° C to $+125^{\circ}$ C temperature range for the DM2502, DM2503 and DM2504, and across the 0° C to $+70^{\circ}$ C range for the DM2502C, DM2503C and DM2504C. All typicals are given for $V_{CC} = 5.0V$ and $T_{A} = 25^{\circ}$ C.

Note 3: All currents into device pins shown as positive, out of device pins as negative, all voltages referenced to ground unless otherwise noted. All values shown as max or min on absolute value basis.

Note 4: Only one output at a time should be shorted.

application information

OPERATION

The registers consist of a set of master latches that act as the control elements in the device and change state on the input clock high-to-low transition and a set of slave latches that hold the register data and change on the input clock low-to-high transition. Externally the device acts as a special purpose serial-to-parallel converter that accepts data at the D input of the register and sends the data to the appropriate slave latch to appear at the register output and the DO output on the DM2502 and DM2504 when the clock goes from low-to-high. There are no restrictions on the data input; it can change state at any time except during a short interval centered about the clock low-to-high transition. At the same time that data enters the register bit the next less significant bit register is set to a low ready for the next iteration.

The register is reset by holding the \overline{S} (Start) signal low during the clock low-to-high transition. The register synchronously resets to the state Q7 (11) low, and all the remaining register outputs high. The QCC (Conversion Complete) signal is also set high at this time. The S signal should not be brought back high until after the clock low-to-high transition in order to guarantee correct resetting. After the clock has gone high resetting the register, the S signal must be removed. On the next clock low-to-high transition the data on the D input is set into the Q7 (11) register bit and the Q6 (10) register bit is set to a low ready for the next clock cycle. On the next clock low-to-high transition data enters the Q6 (10) register bit and Q5 (9) is set to a low. This operation is repeated for each register bit in turn until the register has been filled. When the data goes into Q0, the QCC signal goes low, and the register is inhibited from further change until reset by a Start signal.

The DM2502, DM2503 and DM2504 have a specially tailored two-phase clock generator to provide non-overlapping two-phase clock pulses (i.e., the clock waveforms intersect below the thresholds of the gates

they drive). Thus, even at very slow dV/dt rates at the clock input (such as from relatively weak comparator outputs), improper logic operation will not result.

LOGIC CODES

All three registers can be operated with various logic codes. Two's complement code is used by offsetting the comparator 1/2 full range + 1/2 LSB and using the complement of the MSB (\overline{Q} 7 or \overline{Q} 11) with a binary D/A converter. Offset binary is used in the same manner but with the MSB (\overline{Q} 7 or \overline{Q} 11), BCD D/A converters can be used with the addition of illegal code suppression logic.

ACTIVE HIGH OR ACTIVE LOW LOGIC


The register can be used with either D/A converters that require a low voltage level to turn on, or D/A converters that require a high voltage level to turn the switch on. If D/A converters are used which turn on with a low logic level, the resulting digital output from the register is active low. That is, a logic "1" is represented as a low voltage level. If D/A converters are used that turn on with a high logic level then the digital output is active high; a logic "1" is represented as a high voltage level.

EXPANDED OPERATION

An active low enable input, \overline{E} , on the DM2503 and DM2504 allows registers to be connected together to form a longer register by connecting the clock, D, and \overline{S} inputs in parallel and connecting the Q_{CC} output of one register to the \overline{E} input of the next less significant register. When the start signal resets the register, the \overline{E} signal goes high, forcing the Q7 (11) bit high and inhibiting the register from accepting data until the previous register is full and its Q_{CC} goes low. If only one register is used the \overline{E} input should be held at a low logic level.

timing diagram

DM2502, DM2503



application information (con't)

SHORT CYCLE

If all bits are not required, the register may be truncated and conversion time saved by using a register output going low rather than the $Q_{\rm CC}$ signal to indicate the end of conversion. If the register is truncated and operated in the continuous conversion mode, a lock-up condition may occur on power turn-on. This condition can be avoided by making the start input the OR function of $Q_{\rm CC}$ and the appropriate register output.

COMPARATOR BIAS

To minimize the digital error below $\pm 1/2$ LSB, the comparator must be biased. If a D/A converter is used which requires a low voltage level to turn on, the comparator should be biased $\pm 1/2$ LSB. If the D/A converter requires a high logic level to turn on, the comparator must be biased $\pm 1/2$ LSB.

definition of terms

CP: The clock input of the register.

D: The serial data input of the register.

DO: The serial data out. (The D input delayed one bit).

E: The register enable. This input is used to expand the length of the register and when high forces the Q7 (11) register output high and inhibits conversion. When not used for expansion the enable is held at a low logic level (ground).

 Q_i i = 7 (11) to 0: The outputs of the register.

Q_{CC}: The conversion complete output. This output remains high during a conversion and goes low when a conversion is complete.

Q7 (11): The true output of the MSB of the register.

 $\overline{\mathbf{Q}}$ 7 (11): The complement output of the MSB of the register.

 \overline{S} : The start input. If the start input is held low for at least a clock period the register will be reset to Q7 (11) low and all the remaining outputs high. A start pulse that is low for a shorter period of time can be used if it meets the set-up time requirements of the \overline{S} input.

truth table

DM2502, DM2503

TIME		INPUTS	1					OUT	PUTS ¹				
t _n	D	s	E ²	D0 ³	Q7	Q6	Q5	Q4	Ω3	Q2	Q1	Q0	QCC
0	×	L	L	х	Х	Х	x	X	X	X	×	X	Х
1	D7	н	L	×	L.	н	Н	Н	н	н	н	н	Н
2	D6	Н	L	D7	D7	L	н	н	н	н	Н	н	н
3	D5	н	L	D6	D7	D6	L	н	н	н	н	н	н
4	D4	Н	L	D5	D 7	D6	D5	L	н	н	н	н	н
5	D3	Н	L	D4	D7	D6	D5	D4	L	Н	Н	Н	н
6	D2	н	L	D3	D7	D6	D5	. D4 .	D3	L	Н	Н	н
7	D1	н	L	D2	D7	D6	D5	D4	D3	D2	L	Н	Н
8	DO.	Н	L	D1	D7	D6	D5	D4	D3	D2	D1 -	L	н
9	х	Н	L	00	D7	D6	Ð5	Ð4	D3	D2	D1	D0	L
10	×	X	L	х	D7	D6	D5	D4	D3	D2	D1	D0	L
	х	х	н	х	н	NC	NC	NC	NC	NC	NC	NC	NC

Note 1: Truth table for DM2504 is extended to include 12 outputs

Note 2: Truth table for DM2502 does not include \overline{E} column or last line in truth table shown.


Note 3: Truth table for DM2503 does not include D0 column


H - High Voltage Level

L ≃ Low Voltage Level

X = Don't Care NC : No Change

typical applications






Active Low

BCD Illegal Code Suppression

switching time waveforms





A/D Converter Products

MM54C905/MM74C905 12-Bit Successive Approximation Register

general description

The MM54C905/MM74C905 CMOS 12-bit successive approximation register contains all the digit control and storage necessary for successive approximation analog-to-digital conversion. Because of the unique capability of CMOS to switch to each supply rail without any offset voltage, it can also be used in digital systems as the control and storage element in repetitive routines.

features

Wide supply voltage range

3.0V to 15V

Guaranteed noise margin

1.0V

High noise immunity

 $0.45~\mathrm{V_{CC}}$ typ


Low power TTE compatibility

fan out of 2 driving 74L

- Provision for register extension or truncation
- Operates in START/STOP or continuous conversion mode
- Drive ladder switches directly. For 10 bits or less with 50k/100k R/2R ladder network

connection diagram





Order Numbers MM54C905D MM74C905D See Package D24A

Order Number MM74C905N See Package N24A

truth table

TIME	INPUTS			OUTPUTS													
t _n	D	š	Ē	D0	Q11	Q10	Q9	Q8	Q7	Q6	Q5	Q4	Ω3	02	Q1	QÒ	ζ <u>c</u>
0	×	L	Ł	×	×	×	×	X	×	×		x	X	×	Х	×	×
1	וום	н	L	×	L	н	н	н	н	н	н	н	н	н	н	н	н
2	D10	н	L	D11	D11	Ł	Н	н	н	н	н	н	н	н	Н	н	н
3	D9	н	L	D10	D11	D10	Ĺ	н	Н	н	н	н	н	н	н	н	н
4	D8	н	L	D9	DII	D10	D9	L	Н	н	н	н	н	н	н	н	Н
5	D7	н	L	D8	D11	D10	D9	D8	t	н	н	н	н	н	н	Н	н
6	D6	н	L	Đ7	D11	D10	D9	D8	D7	L	н	Н	н	н	н	н	н
7	D5	н	L	D6	D11	D10	D9	D8	D7	D6	L	н	н	н	н	н	н
8	D4	H	L	D5	D11	D10	D9	80	D7	D6	D5	L	н	н	н	н	н
9	D3	н	L	D4	D11	D10	D9	D8	D7	D6	D5	D4	Ł	н	н	H	н
10	D2	н	L	D3	D11	D10	D9	D8	D7	06	05	D4	D3	L	н	н	н
11	D1	Н	L	D2	D11	D10	D9	D8	D7	D6	D5	D4	D3	D2	£	н	H
12	D0	н	Ł	D1 /	D11	D10	D9	D8	D7	D6	D5	D4	D3	D2	D1	L	н
13	×	н	L	ĐO	D11	D10	D9	D8	D7	D6	D5	D4	D3	D2	D1	D0	L
14	×	×	L	х	D11	D10	D9	D8	D7	D6	D5	D4	D3	D2	D1	D0	L
	×	Х	н	×	Н	NC	NC	NC	NC	NC	NC	NC	NC	NC	NC	NC	NC

absolute maximum ratings (Note 1)

Voltage at Any Pin Operating Temperature Range MM54C905

MM54C905 MM74C905 Storage Temperature Range Package Dissipation

Operating V_{CC} Range Absolute Maximum V_{CC} Lead Temperature (Soldering, 10 seconds)

-0.3V to V_{CC} +0.3V

-55°C to +125°C -40°C to +85°C

-65°C to +150°C 500 mW

> 3.0V to 15V 16V

> > 300°C

dc electrical characteristics Min/max limits apply across temperature range, unless otherwise noted.

PARAMETER	CONDITIONS	MIN	TYP	MAX	UNITS
CMOS TO CMOS					
Logical "1" Input Voltage (V _{IN(1)})	V _{CC} = 5.0V V _{CC} = 10V	3,5 8.0			V V
Logical "O" Input Voltage (V _{IN(0)})	$V_{CC} = 5.0V$ $V_{CC} = 10V$			1.5 2.0	V V
Logical "1" Output Voltage (V _{OUT(1)})	$V_{CC} = 5.0V, I_{O} = -10\mu A$ $V_{CC} = 10V, I_{O} = -10\mu A$	4.5 9.0			V V
Logical ''0'' Output Voltage (V _{OUT(0)})	$V_{CC} = 5.0V, I_{O} = 10\mu A$ $V_{CC} = 10V, I_{O} = 10\mu A$			0.5 1.0	V V
Logical "1" Input Current (1 _{IN(1)})	V _{CC} = 15V, V _{IN} = 15V	1.	0.005	1.0	μΑ
Logical "0" Input Current (I _{IN(0)})	V _{CC} = 15V, V _{IN} = 0V	-1.0	-0.005		μΑ
Supply Current (I _{CC})	V _{CC} = 15V		0.05	300	μΑ
CMOS/LPTTL INTERFACE					
Logical "1" Input Voltage (V _{IN(1)}) MM54C905 MM74C905	V _{CC} = 4.5V V _{CC} = 4.75V	V _{cc} -1.5 V _{cc} -1.5			V
Logical "0" Input Voltage (V _{IN(0)}) MM54C905 MM74C905	V _{CC} = 4.5V V _{CC} = 4.75V			0.8 0.8	V V
Logical "1" Output Voltage (V _{OUT(II}) MM54C905 MM74C905	$V_{CC} = 4.5V, I_{O} = -360\mu A$ $V_{CC} = 4.75V, I_{O} = -360\mu A$	2.4 2.4			V V
Logical "0" Output Voltage (V _{OUT(0)}) MM54C905 MM74C905	$V_{CC} = 4.5V$, $I_{O} = 360\mu A$ $V_{CC} = 4.75V$, $I_{O} = 360\mu A$			0.4 0.4	V V
OUTPUT DRIVE (See 54C/74C Family	Characteristics Data Sheet)			-	
Output Source Current (I _{SOURCE}) (P-Channel)	V _{CC} ÷ 5.0V, V _{OUT} = 0V T _A = 25°C	-1.75	-3.3		mA
Output Source Current (I _{SOURCE}) (P-Channel)	$V_{CC} = 10V, V_{OUT} = 0V$ $T_A = 25^{\circ}C$	8.0	15		m A
Output Sink Current (I _{SINK}) (N-Channel)	$V_{CC} = 5.0V, V_{OUT} = V_{CC}$ $T_A = 25^{\circ}C$	1.75	3.6		mA
Output Sink Current (I _{SINK}) (N-Channel)	$V_{CC} = 10V, V_{OUT} = V_{CC}$ $T_A = 25^{\circ}C$	8.0	16		mA
Q11 Q0 Outputs R _{SOURCE}	$V_{CC} = 10V \pm 5\%$ $V_{OUT} = V_{CC} = 0.3V$ $T_A = 25\%$	150		350	Ω
R _{SINK}	$V_{CC} = 10V + 5\%$ $V_{OUT} = 0.3V$ $T_A = 25^{\circ}C$	80		230	Ω

ac electrical characteristics $T_A = 25^{\circ}C$, $C_L = 50$ pF, unless otherwise specified.


PARAMETER	CONDITIONS	MIN	TYP	MAX	UNITS
Propagation Delay Time From Clock Input To Outputs (Q0-Q11) (t _{pd(Q)})	V _{CC} = 5.0V V _{CC} = 10V		200 80	350 150	ns ns
Propagation Delay Time From Clock Input To D _O (t _{pd(DO)})	V _{CC} = 5.0V V _{CC} = 10V		180 70	325 125	ns ns
Propagation Delay Time From Register Enable (\overline{E}) To Output (Q11) $(t_{pd}(\overline{E}))$	V _{CC} = 5.0V V _{CC} = 10V		190 75	350 150	ns ns
Propagation Delay Time From Clock To \overline{CC} (t _{pd(\overline{CC})})	V _{CC} = 5.0V V _{CC} = 10V		190 75	350 0.50	ns ns
Data Input Set-Up Time (t _{DS})	$V_{CC} = 5.0V$ $V_{CC} = 10V$	80 30		1	ns ns
Start Input Set-Up Time (t _{SS})	$V_{CC} = 5.0V$ $V_{CC} = 10V$	80 80			ns ns
Minimum Clock Pulse Width (t _{PWL} , t _{PWH})	V _{CC} = 5.0V V _{CC} = 10V	250 100	125 50		ns ns
Maximum Clock Rise and Fall Time (t_r,t_f)	V _{CC} = 5.0V V _{CC} = 10V			15 5	μs μs
Maximum Clock Frequency (f _{MAX})	$V_{CC} = 5.0V$ $V_{CC} = 10V$	2 5	4 10		MHz MHz
Clock Input Capacitance (C _{CLK})	Clock Input (Note 2)		10		pF
Input Capacitance (C _{IN})	Any Other Input (Note 2)		5		pF
Power Dissipation Capacitance (C _{PD})	(Note 3)		100		pF

Note 1: "Absolute Maximum Ratings" are those values beyond which the safety of the device cannot be guaranteed. Except for "Operating Temperature Range" they are not meant to imply that the devices should be operated at these limits. The table of "Electrical Characteristics" provides conditions for actual device operation.


Note 2: Capacitance is guaranteed by periodic testing.

Note 3: Cpp determines the no load ac power consumption of any CMOS device. For complete explanation see 54C/74C Family Characteristics application note, AN-90.


typical performance characteristics




These points are guaranteed by automatic testing.




• These points are guaranteed by automatic testing.





switching time waveforms



USER NOTES FOR A/D CONVERSION

The register can be used with either current switches that require a low voltage level to turn the switch ON or current switches that require a high voltage level to turn the switch ON. If current switches are used which turn ON with a low logic level, the resulting digit output from the register is active low. That is, a logic "1" is represented as a low voltage level. If current switches are used which turn ON with a high logic level, the resulting digit output is active high. A logic "1" is represented as a high voltage level.

For a maximum error of $\pm 1/2$ LSB, the comparator must be biased. If current switches that require a high voltage level to turn ON are used, the comparator should be biased $\pm 1/2$ LSB and if the current switches require a low logic level to turn ON, then the comparator must be biased $\pm 1/2$ LSB.

The register can be used to perform 2's complement conversion by offsetting the comparator one half full range $\pm 1/2$ LSB and using the complement of the MSB Q11 as the sign bit.

If the register is truncated and operated in the continuous conversion mode, a lock-up condition may occur on power-ON. This situation can be overcome by making the START input the "OR" function of CC and the appropriate register output.


The register, by suitable selection of register ladder network, can be used to perform either binary or BCD conversion.


The register outputs can drive the 10 bits or less with 50k/100k R/2R ladder network directly for $V_{CC}=10V$ or higher. In order to drive the 12-bit 50k/100k ladder network and have the $\pm 1/2$ LSB resolution, the MM54C902/MM74C902 or MM54C904/MM74C904 is used as buffers, three buffers for MSB (Q11), two buffers for Q10, and one buffer for Q9.

typical applications

12-Bit Successive Approximation A-to-D Converter, Operating in Continuous Mode, Drives the 50k/100k Ladder Network Directly

12-Bit Successive Approximation A-to-D Converter Operating in Continuous 8-Bit Truncated Mode





definition of terms

CP: Register clock input.

 \overline{CC} : Conversion complete—this output remains at $V_{OUT(1)}$ during a conversion and goes to $V_{OUT(0)}$ when conversion is complete.

D: Serial *data* input—connected to comparator output in A-to-D applications.

 \overline{E} : Register enable—this input is used to expand the length of the register. When \overline{E} is at $V_{IN(1)}$ Q11 is forced to $V_{OUT(1)}$ and inhibits conversion. When not used for expansion \overline{E} must be connected to $V_{IN(0)}$ (GND).

Q11: True register MSB output.

Q11: Complement of register MSB output.

Qi (i = 0 to 11): Register outputs.

 \overline{S} : Start input—holding start input at $V_{IN(0)}$ for at least one clock period will initiate a conversion by setting MSB (Q11) at $V_{OUT(1)}$ and all other output (Q10–Q0) at $V_{OUT(1)}$. If set-up time requirements are met, a conversion may be initiated by holding start input at $V_{IN(0)}$ for less than one clock period.

DO: Serial data output-D input delayed by one clock period.



Section 12

D/A Converters

12

Section 12. Digital-to-Analog Converters

Resolution	Linearity Error	Output Voltage Ranges	Internal Reference	Input Logic Format	Settling Time	Part Number	Page Number
12 bits	±0.0122%	±10.24V, +10.24V	10.240 V	Comp. Binary	5.0 µs	DAC1200	12-4
12 bits	±0.0488%	±10.24V, +10.24V	10.240 V	Comp. Binary	5.0µs	DAC1201	12-4
3 digits	±0.01%	±10V, +10V	10.000 V	Comp. BCD	5.0 µs	DAC1202	12-4
3 digits	±0.05%	±10V, +10V	10.000 V	Comp. BCD	5.0 µs	DAC1203	12-4
12 bits	±0.0122%	±10V, ±5V, ±2.5V, +5V	6.3V	Comp. Binary	5.0 μs	DAC1280	12-11
12 bits	±0.0122%	±10V, ±5V, ±2.5V, +5V	6.3 V	Comp. Binary	5.0 µs	DAC1285	12-11
3 digits	±0.05%	+ 10 V	6.3 V	Comp. BCD	5.0 µs	DAC1286	12-11
3 digits	±0.1%	+10V	6.3 V	Comp. BCD	5.0 µs	DAC1287	12-11

Note: For additional information on monolithic converters see the Data Acquisition Handbook.



D/A Converter Products

DAC1200/DAC1201 12-Bit (Binary) Digital-to-Analog Converters DAC1202/DAC1203 3-Digit (BCD) Digital-to-Analog Converters

General Description

The DAC1200 series of D/A converters is a family of precision low-cost converter building blocks intended to fulfill a wide range of industrial and military D/A applications. These devices are complete functional blocks requiring only application of power for operation. The design combines a precision 12-bit weighted current source (12 current switches and 12-bit thin-fillm resistor network), a rapid-settling operational amplifier, and 10.24V (for binary series) or 10.00V (for BCD series) buffered reference.


Input coding options include complementary binary and complementary BCD formats. In all instances, a logic "low" (\$ 0.8V) turns a given bit ON, and a logic "high" (\$ 2.0V) turns the bit OFF. Output format may be programmed for bipolar (±10V) or unipolar (0 to 10V) operation using internally supplied thin-film resistor pin strap options. Current mode operation is also available from 0 to 2 mA (for binary) or 0 to 1.25 mA (for BCD).


The entire series is available in hermetically sealed 24-lead DIP.

Features

- Circuit completely self-contained
- Both current and voltage-mode outputs
- Standard power supplies: ±15V and +5V
- Internal buffered reference: 10.24V for binary 10.00V for BCD
- 0 to 2 mA, ±10V or 0 to 10V output by strapping internal resistors; other scales by external resistors
- ±1/2 LSB (binary) or ±1/10 LSD (BCD) linearity
- Fast settling time: 1.5 μ s in current mode 2.5 μ s in voltage mode
- High slew rate: 15 V/μs
- TTL and CMOS compatible complementary binary or BCD input logic format
- 12 bit linearity
- Standard dual-width DIP package

Block and Connection Diagrams





Order Number DAC1200HD, DAC1200HCD, DAC1201HD, DAC1201HCD, DAC1202HD, DAC1202HCD, DAC1203HD, DAC1203HCD See Package D24D

^{*}R21 = R22 = 16k for DAC1202/1203 (BCD)

Absolute Maximum Ratings

Supply Voltage (V+ & V-) ±18 V Logic Supply Voltage (V_{CC}) +10 V -0.7 V to +18 V Logic Input Voltage Reference Input Voltage -0 V, +18 V (see graphs) Power Dissipation Continuous Short Circuit Duration (pins 18, 19 & 21) Operating Temperature Range DAC1200HD, DAC1201HD, DAC1202HD, DAC1203HD -55°C to +125°C DAC1200HCD, DAC1201HCD, DAC1202HCD, DAC1203HCD -25°C to +85°C --65°C to +150°C Storage Temperature Range 300°C Lead Temperature (soldering, 10 sec.)

DC Electrical Characteristics DAC1200/1201 Binary D/A (Notes 1, 2)

		DAC	1200/120	юс	DA	C1201/12	201C	UNITS
PARAMETER	CONDITIONS	MIN	TYP	MAX	MIN	TYP	MAX	UNITS
Resolution		12			12			Bits
Linearity Error (Note 3)	TA = 25 C			-0.0122 -0.0244			±0.0488 ±0.0976	% FS % FS
Offset Voltage	TA = 25 C		1	5 10		1	10 15	mV mV
Voltage Mode Full-Scale Error (Note 3	V _{REF} = 10.240 V		0.01	0.1		0.02	0.2	% FS
Voltage Mode Full-Scale Error	Pm 21 connected to Pin 14, TA = 25°C		0.1	06		0.1	0.7	% FS
Monotonicity (Notes 3, 4)		G.	iaran teed	over the	temperat	ture range	?	
Voltage Mode Power Supply Sensitivity	$\Delta V^{+} = (2V)$ $T_{A} = 25 C$ $\Delta V^{-} = (2V)$ $V_{REF} = 10.240 V$		0.002 0.002 0.002	0.02 0.02 -0.02		0.002 0.002 0.002	0 02 0 02 0:02	% FS/V % FS/V % FS/V
Output Voltage Range	R _{1.} = 5k	:10.5	+12		±10.5	.12		\
Voltage Mode Output Short Circuit Current Limit	TA = 25 C		20	50		20	50	mA
Current Mode Voltage Compliance	(Note 6)	: 2.5			:2.5			\
Current Mode Output Impedance			15			15		ks
Reference Voltage	0mA ≤ IREF ≤ 2mA, TA = 25 C	10.190	10.240	10.290	10.190	10 240	10.290	,
Logic "1" Input Voltage (Bit OFF)		2.0			2.0			١ ١
Logic "0" Input Voltage (Bit ON)	-			0.8			0.8	,
Logic "1" Input Current (Bit OFF)	V _{IN} = 2.5 V		1	10		1	10	μ,
Logic "0" Input Current (Bit ON)	V _{IN} = 0 V		-10	- 100		-10	-100	μ
Power Supply Current I ⁺ ICC	V ⁺ = 15.0V V ⁻ = -15.0V V _{CC} = 5.0V		10 25 20	15 30 25		10 25 20	15 30 25	m/ m/

DC Electrical Characteristics DAC1202/1203 3-Digit BCD D/A (Notes 1, 2)

PARAMETER		DA	C1202/1	202C	DA	AC1203/1	203C	
PARAMETER	CONDITIONS	MIN	TYP	MAX	MIN	TYP	MAX	UNITS
Resolution		3		•	3			Digits
Linearity Error (Note 5)	T _A = 25°C			0.025 0.05			0.05 0.1	% FS % FS
Offset Voltage	T _A = 25°C		1	5 10		1	10 15	mV mV
Voltage Mode Full-Scale Error (Note	5) VREF = 10.000 V		0.01	0.1		0.02	0.2	% FS
Voltage Mode Full-Scale Error	Pin 21 connected to Pin 14, TA = 25°C		0.5	0.6			0.7	% FS
Monotonicity (Notes 4, 5)		G	। iuaranteed	i d over the	: e temper:	i ature rang	l e	
Voltage Mode Power Supply Sensitivity	$\Delta V^{+} = \pm 2V$ $\Delta V^{-} = \pm 2V$ $\Delta V_{CC} = \pm 1V$ $\Delta V_{REF} = 10.000V$		0.002 0.002 0.002	0.02 0.02 0.02		0.002 0.002 0.002	0.02 0.02 0.02	% FS/V % FS/V % FS/V
Voltage Mode Output Voltage Range	RL = 5k	±10.5	±12.		±10.5	±12		V
Voltage Mode Output Short Circuit Limit	TA = 25°C		20	50		20	50	mA
Current Mode Compliance	(Note 6)	±2.5			±2.5			l v
Current Mode Output Impedance			10			10		kΩ
Reference Voltage	0 ≤ IREF ≤ 2mA, TA = 25°C	9.950	10.000	10.050	9.950	10.000	10.050	v
Logic "1" Input Voltage (Bit OFF)	·	2.0			2.0			v
Logic "0" Input Voltage (Bit ON)				0.8			0.8	v
Logic "1" Input Current (Bit OFF)	V _{IN} = 2.5 V		1	10		1	10	μА
Logic "0" Input Current (Bit ON)	VIN = 0V	i .	10	-100		-10	-100	μΑ
1+	V ⁺ = 15.0 V		10	15		10	15	mA
Power Supply Current	$V^{-} = -15.0 \text{V}$ $T_A = 25^{\circ} \text{C}$		25	30		25	30	mA
lcc	V _{CC} = 5.0 V		20	25		20	25	mA

AC Electrical Characteristics DAC1200/1201/1202/1203

PARAMETER	CONDITIONS (TA = 25°C)	MIN	TYP	MAX	UNITS
Voltage Mode ±1 LSB Settling Time (Note 6)	DAC1200/1202, $V_{\epsilon} \le 1.25 \text{ mV}$ DAC1201/1203, $V_{\epsilon} \le 5.0 \text{ mV}$	-	1,5 1	3.0 3.0	μs μs
Voltage Mode Full-Scale Change Settling Time (Note 6)	DAC1200/1202, $V_{\epsilon} \le 1.25 \text{ mV}$ DAC1201/1203, $V_{\epsilon} \le 5.0 \text{ mV}$		2.5 2.0	5.0 5.0	μs μs
Current Mode Full-Scale Settling Time	$R_L = 1 k\Omega$, $C_L \le 20 \rho F$ $0 \le \Delta I_{OUT} \le 2 mA$		1.5	-/-	μs
Voltage Mode Slew Rate	$-10V \le \Delta V_{OUT} \le +10V$		15		V/μs

Note 1: Unless otherwise noted, these specifications apply for V^+ = 15.0V, V^- = 15.0V, and V_{CC} = 5.0V over the temperature range -55°C to +125°C for the DAC1200HD/1201/1202/1203

Note 2: All typical values are for TA = 25°C.

Note 3: Unless otherwise noted, this specification applies for VREF = 10.24V, and over the temperature range -25°C to +85°C. Testing conditions include adjustment of offset to 0V and full-scale to 10.2375V.

Note 4: The DAC1200, DAC1202 and DAC1203 are tested for monotonicity by stimulating all bits; the DAC1201 is tested for monotonicity by stimulating only the 10 MSBs and holding the 2 LSBs at 2.0V (i.e., 2 LSBs are OFF).


Note 5: Unless otherwise noted, this specification applies for VREF = 10.000V, and over the temperature range -25°C to +85°C. Testing conditions include adjustment of offset to 0V and full-scale to 9.990V.

Note 6: Not tested - guaranteed by design.


Note 7: $(\Delta V_{OUT} = 10V)$

Typical Performance Characteristics


Maximum Power Dissipation




Supply Current vs Temperature




Supply Current vs Temperature






1011 . . . 1 → 1100 . . . 0





10V Full Scale Settling Time



10V Full Scale Pulse Response

Applications Information

TA = 25°C

1. Introduction

The DAC1200 series D/A converters are designed to minimize adjustments and user-supplied external components. For example, included in the package are a buffered reference, offset nulled output amplifier, and application resistors as well as the basic 12-bit current

However, the DAC1200 series is a sophisticated building block. Its principles of operation and the following applications information should be read before applying power to the device.

The user is referred to National Semiconductor Application Notes AN-156 and AN-157 for additional information.

2. Power Supply Selection & Decoupling


Selection of power supplies is important in applications requiring 0.01% accuracy. The ±15V supplies should be well regulated (±15V ± 0.1%) with less than 0.5mVrms of output noise and hum.

To realize the full speed capability of the device, all three power supply leads should be bypassed with $1\mu F$ tantalum electrolytic capacitors in shunt with $0.01 \mu F$ ceramic disc capacitors no farther than 1/2 inch from the device package.

3. Unipolar and Bipolar Operation

The DAC1200 series D/A's may be configured for either unipolar or bipolar operation using resistors provided with the device. Figures 1A and 1B illustrate the proper connection for binary and BCD unipolar operation.

Bipolar operation is accomplished by offsetting the output amplifier A3 as shown in figures 2A and 2B.




*VOUT = (IZERO to IFULLSCALE)(

- $= (0 \text{ mA to } 2.0475 \text{ mA})(5 \text{ k}\Omega)$
- = 0V to +10.2375V

*Values shown are for VREF = 10.240V.

- 1 LSB Voltage Step = $\frac{10.240V}{4096}$ = 2.5 mV
- 1 LSB Current Step = $\frac{2.5 \text{ mV}}{5.0 \text{ k}\Omega}$ = $0.5 \mu \text{A}$

FIGURE 1A. DAC1200/DAC1201 Unipolar Operation




VOUT = (IZERO to IFULLSCALE)(R21 + R22)

- ≈ (0 to 1.24875mA)(8kΩ)
- = 0V to 9.990V

*Values shown are for VREF = 10.000V

- 1 LSD Voltage Step = $\frac{10.000}{1000}$ = 10 mV
- 1 LSD Current Step = $\frac{10 \text{ mV}}{8 \text{ k}\Omega}$ = 1.25 μ A

FIGURE 1B. DAC1202/DAC1203 Unipolar Operation




 $V_{OUT} \approx (0 \text{ to } 2.0475\text{mA})R22 - \frac{V_{REF}}{R22}R21$

= (0 to 2.0475mA)R22 – V_{REF} , R21 \equiv R22

= -10.240 to + 10.235V

*Values shown are for VREF = 10.240V 1 LSB = 5mV.

FIGURE 2A. DAC1200/DAC1201 Bipolar Operation



* $V_{OUT} = (0 \text{ mA to } 1.24875 \text{ mA})(R22) - \frac{R22}{R21} V_{REF}$


= -10.000V to +9.80V

*Values shown are for VREF = 10.000V.

1 LSD Voltage Step = 20 mV.

FIGURE 2B. DAC1202/DAC1203 Bipolar Operation

External resistors may be used to achieve alternate zero and full-scale voltages. It is advantageous to utilize R21 and R22 even in these applications since they are closely matched in TCR and temperature to the internal array. Figure 3 illustrates the recommended circuit for zero to 5V operation. REXT should be of metal film or wirewound construction with a TCR of less than 10ppm/°C.



RTOTAL = (R21) || (R22) || (REXT) = $\frac{VFULLSCALE}{2.0475mA}$ = 2.5k Ω .

FIGURE 3. DAC1200 0 to 5.120V Operation

4. Offset and Full-Scale Adjust

If higher precision is required in the zero and full-scale, external adjustments may be made. The circuit of figure 4 illustrates the recommended circuit to adjust offset and full-scale of the DAC1200 series. The circuit will work equally well for unipolar or bipolar operation.

In bipolar operation, the offset is adjusted at minus full-scale; in the unipolar case at zero scale.




FIGURE 4. Offset & Full-Scale Adjust

For the values shown in figure 4, R1 will allow a $\pm 7\,\text{mV}$ offset adjustment for the unipolar case and $\pm 15\,\text{mV}$ for the bipolar case. R2 will allow a $\pm 50\,\text{mV}$ adjustment of full scale.

5. Current Mode Operation

Access to the summing junction of A3 affords current mode operation either with a resistive load or to drive a fast-settling external operational amplifier. The loop around A3 should not be closed in current mode operation. There is a ±2.5V maximum compliance voltage at A2's output (pin 18) which restricts the maximum size of the load resistor; i.e., R_L x I_{FULLSCALE} ≤ 2.5V.

Note: IFULLSCALE \approx 2 mA for DAC1200/DAC1201 and \approx 1.25 mA for DAC1202/DAC1203.

6. Settling Time & Glitch Minimization

The settling time of the DAC1200 series and the glitch which occurs between major input code changes may be improved by placing a 10 to 30 pF capacitor between pins 18 (current-mode output) and 19 (voltage mode output). The capacitor is used to cancel output capacitance of the current mode D/A and stray capacitance at pin 18.

7. Current Output Boosting

The DAC1200 series may be operated as a "power D/A" by including a current buffer such as the LH0002 or LH0063 in the loop with A3 as shown in figure 5.




FIGURE 5. Current Boosted Output

8. Logic Input Coding

The sense of the logic inputs to the DAC1200 series is complementary; i.e., a given bit is turned ON by an active "low" input. Table I summarizes input status for the unipolar and bipolar complementary binary and BCD codes

Other input codes may also be used. For example, the twos complement code, which is used extensively in computer and microprocessor applications, may be converted to the DAC1200 complementary bipolar format by inverting all bits except the MSB. The inversion may be accomplished in the microprocessor by software control, or by hardware using standard hex-inverters.

9. Reference Voltage

External reference voltages may be used with the DAC1200 series. Voltages other than 10.240 or 10.000V in the range of +5.0V to 11V will work satisfactorily for voltage mode operation. Full-scale voltage is always VREF - 1 LSB where 1 LSB = VREF/4096 (binary) or VREF/1000 (BCD). Full-scale current (for binary) may be predicted by:

FULLSCALE = (VREF)(0.19995117) mA

CODE TYPE	(Note INPUT C		OUTPUT STATE	OUTPUT VOLTAGE	OUTPUT CURRENT
	MSB	LSB		(Note 9)	
	0000 0000	0000	Full-Scale	+10.2375V	2.0475mA
Unipolar Complementary Binary	1111 1111	1110	1 LSB ON	+2.500 mV	0.500 μA
	1111 1111	1111	Zero Scale	Zero	Zero
	0000 0000	0000	Full-Scale	+10.235V	+1.0235mA
D	0111 1111	1111	Half Full-Scale	-0.000V	0.000 mA
Bipolar Complementary Binary	1111 1111	1110	1 LSB ON	-10.235V	-1.0235mA
	1111 1111	1111	Zero Scale	-10.240V	-1.0240mA
	0110 0110	0110	Full-Scale	+9.990V	1.24875mA
Unipolar Complementary BCD	1111 1111	1110	1 LSB ON	10.000 mV	1.250 μA
	1111 1111	1111	Zero Scale	Zero	Zero
	0110 0110	0110	Full-Scale	9.980V	+0.62375 mA
	1010 1111	1111	Half Full-Scale	0.000∨	Zero
Bipolar Complementary BCD	1111 1111	1110	1 LSB ON	-9.980V	-0.62375mA
	1111 1111	1111	Zero Scale	~10.00V	-0.625 mA

Note 8: Logic input sense is such that an active low (V_{IN} ≤ 0.8V) turns a given bit ON and is represented as a logic "0" in the table

Note 9: VREE = 10.240V for the DAC1200/1201 and 10.000V for the DAC1202/1203.

Definition of Terms

Resolution

Resolution is defined as the reciprocal of the number of discrete steps in the D/A output (as designed). It is directly related to the number of switches or bits within the D/A. For example, the DAC1200 has 2^{12} or 4096 steps. Resolution may therefore be expressed variously as 12 bits, as 1 part in 2^{12} , as 1 part in 4096, or as a percentage $(1/4096 \times 100 = 0.0244\%)$. The DAC1202 has 1000 steps and 3 BCD digits. Resolution may be expressed as 0.1% or 3 BCD digits.

Linearity Error

Linearity error is the maximum deviation from a straight line passing through the endpoints of the D/A transfer characteristic. It is measured after calibrating for zero and full-scale. The linearity error of the DAC1200 series is guaranteed to be less than ½ LSB or 0.0122% of F.S. for the DAC1200/1200C and ±0.0488% of F.S. for the DAC1201/DAC1201C. Linearity error is a design parameter intrinsic to the device and cannot be externally adjusted.

Offset Voltage

Offset voltage is an output voltage other than zero volts for unipolar operation (and other than minus full-scale for bipolar operation) with all bits turned OFF. In the DAC1200 series this error resides primarily in the output amplifier, A3. Offset voltage is adjustable to zero as discussed in the applications section.

Power Supply Sensitivity

Power supply sensitivity is a measure of the effect of power supply changes on the D/A full-scale output.

Settling Time

Two settling time parameters are specified for the DAC1200 series. Full-scale settling time requires a zero to full-scale or full-scale to zero output change. One LSB settling time requires one LSB output change. In both instances, settling time is the time required from a code transition until the D/A output reaches within ±½ LSB of final output value.


Monotonicity

Monotonicity is a characteristic of the D/A which requires a non-negative output step for an increasing input digital code. Monotonicity, therefore, demands no back steps or changes in sign of the slope of the D/A transfer characteristic.

Full-Scale Error


Full-scale error is a measure of the output error between an ideal D/A and the actual device output. Ideally, for the DAC1200 full-scale is VREF = 1 LSB. For VREF = 10.240V and unipolar operation, VFULLSCALE = 10.240V - 2.5mV = 10.2375V. Departures from this value include internal gain, scaling, and reference errors. Full-scale error is adjustable to zero as discussed in the Applications section.

Typical Application



20 Volt Full-Scale Complementary D/A

DC Test Circuit



^{*}LH0070 for DAC1202/1203

C1 = C2 = C3 = $4.7\mu\text{F}$ (solid tantalum) in parallel with a $0.01\mu\text{F}$ ceramic disc



DAC1280, DAC1285 12-Bit (Binary), DAC1286, DAC1287 3-Digit (BCD) **Digital-to-Analog Converters**

General Description

The DAC1280 series is a family of precision, low cost, fully self-contained digital-to-analog converters. The devices include 12 precision current switches, a 12-bit thin film resistor network, output amplifier, buffered internal reference, and several precision resistors, which allow the user to tailor his system needs to accommodate a variety of bipolar and unipolar output voltage and current ranges. Logic inputs are TTL, DTL and CMOS compatible, and are available in complementary binary (CBI) and complementary BCD (CCD) coding formats. In all instances, a logic low (< 0.8V) turns a given bit ON, and a logic high (> 2V) turns a given bit OFF. Internally supplied resistor options provide low drift bipolar output voltage ranges of ±2.5V, ±5V, ±10V, and unipolar ranges of 0 to 5V or 0 to 10V. Current mode output is also available 0 to 2 mA (binary models) and 1.25 mA (BCD models).


The entire series is available in a rugged side-brazed ceramic 24-lead DIP.

Features

 Completely self-contained with no external components required

D/A Converter Products

- ±1/2 LSB linearity
- Standard power supplies: ±15V, 5V
- TTL, DTL, CMOS compatible binary or BCD
- ±2.5V, ±5V, ±10V, 0 to 5V, 0 to 10V voltage outputs
- 0 to 2 mA, 0 to 1.25 mA current output
- Internal reference
- Fast settling time: 300 ns current mode, 2.5 μs voltage mode
- Pin compatible with DAC80 and DAC85 series
- Full military temperature range operation



Absolute Maximum Ratings

Supply Voltage (V+ and V-)

Logic Supply Voltage (VCC)

Logic Input Voltage

Reference Input Voltage (VREF)

Power Dissipation

Short Circuit Duration (Pins 15, 20 and 24)

Operating Temperature Range

DAC1285HD, DAC1286HD

DAC1285HD, DAC1286HD

DAC1285HD, DAC1286HD
DAC1285HCD, DAC1286HCD,
DAC1280HCD, DAC1287HCD
Storage Temperature Range

Storage Temperature Range -65°C to +150°C
Lead Temperature (Soldering, 10 seconds) 300°C

DC Electrical Characteristics DAC1285H, DAC1285HC, DAC1280HC Binary D/A (Notes 1 and 2)

-25°C to +85°C

Linearity Error	CONQUERCES) D	AC12851	ID.	D,	AC1285+	ICD	D	AC1280F	1CD	l
PAHAMETER	CONDITIONS	MIN	TYP	MAX	MIN	TYP	MAX	MIN	TYP	MAX	UNITS
Resolution		12			12		1	12			Bit
Lucia E Com	T _A - 25°C	1		±1/2			±1/2			±1 ·	LSE
Linearity Error	$T_{MIN} \le T_{A} \le T_{MAX}$, (Note 3)	1		.1/2			1/2			±2	LSE
Differential Non-Linearity			±1/2			±1/2			±1/2		LSB
Zero-Scale Error (Offset)	(Notes 4 and 5)		±0.05			±0.05			±0.05		% FSF
Zero Scale Drift (Offset	Unipotal, $T_{MIN} \lesssim \Gamma_{A} \lesssim T_{MAX}$		±1			11			±1		ppm of
Drift)	Bipolar, $T_{MIN} \le T_A \le T_{MAX}$		±3	±10		::3	±15		±10		ppm of FSR/°C
Full-Scale Error (Gain Error)	(Note 5)		±0.1			.÷0.1			+0.1		% of FSR
Full-Scale Drift (Gain Drift)	$T_{MIN} \le T_A \le T_{MAX}$			±20			:30		±10		ppm/°C
Output Voltage Range	Using Internally Supplied Resistors			12.	5, 15.0,	10, 0 to	+5, 0 to	+10			v
Output Voltage Swing	R _E ≥ 5 kΩ, Pin 15	±10	±12		±10	±12	l .	110	±12		V
Output Short Circuit Current	Pin 15		±20			±20			±20		mA
Output Impedance	Pin 15, Closed Loop		0.05			0.05			0.05		Ω
C	Unipolar, Pin 20		·	L	0	to 2 m	A	l	·	<u> </u>	
Current Mode Output Range	Bipolar, Pin 20					±1.0					mA.
Current Mode Compliance		±2.5			±2.5			±2.5	T		V
Current Mode Output	Unipolar		15			15			15		kΩ
Impedance	Bipolar		4.4			4.4			4.4	-	kΩ
Reference Voltage	$-2 \text{ mA} \le I_{\text{REF}} \le 2 \text{ mA}$	6.0	6.3	6.6	6.0	6.3	6.6		6.3		V
Logic "1" Input Voltage (Bit OFF)		2.0			2.0			2.0			v
Logic "0" Input Voltage (Bit ON)				0.8			0.8			0.8	v
Logic "1" Input Current	V _{IN} = 2.5V		1	10		1	10		1	10	μΑ
Logic "0" Input Current	V _{IN} = 0V		-10	-100		-10	-100		-10	-100	μΑ
	1+		10			10			10		mA
Power Supply Current	1-		25			25			25		mA
	¹cc_		20			20			20		mA
Power Supply Sensitivity			0.002			0.002			0.002		% of FSR/%V

DC Electrical Characteristics DAC1286H, DAC1286HC, DAC1287HC BCD D/A (Notes 1 and 2)

BARAMETER	CONDITIONS	D.	AC1286H	D	D/	AC1286H0	CD	DA	C1287H	CD	UNITS
PARAMETER	CONDITIONS	MIN	TYP	MAX	MIN	TYP	MAX	MIN	TYP	MAX	UNITS
Resolution		3			3		-	3			Digits
Linearity Error	T _A = 25°C			±1/2			±1/2			± 1	LSB
Linearity Error	$T_{MIN} \le T_A \le T_{MAX}$, (Note 3)			±1/2			±1/2			±1	L\$B
Differential Non-Linearity			±1/2			±1/2			±1/2		LSB
Zero-Scale Error (Offset Error)	(Notes 4 and 5)		±0.05	,		±0.05			±0.05		% FSR
Zero-Scale Drift (Offset Drift)	Unipolar, $T_{MIN} \le T_A \le T_{MAX}$		±1			±1			±1		ppm of FSR/°C
Full-Scale Error (Gain Error)	(Note 5)		±0.1			±0.1			±0.1		% of FSR
Full-Scale Drift (Gain Drift)	$T_{MIN} \le T_A \le T_{MAX}$			±20			±30		±10		ppm/°C
Output Voltage Range	Using Internally Supplied Resistors					0 to +10					٧
Output Voltage Swing	$R_L \ge 5 k\Omega$	±10	±12		±10	+12		±10	±12		V
Output Short-Circuit Current			±20			±20			±20		mA
Output Impedance	Pin 15, Closed Loop		0.05			0.05			0.05		Ω
Current Mode Output Range	Unipolar, Pin 20					0 to -1.2	5				mA
Current Mode Compliance		±2.5			±2.5			±2.5			V
Current Mode Output Impedance			15			. 15			15		kΩ
Reference Voltage	-2 mA ≤ 1REF ≤ 2 mA	6.0	6.3	6.6	6.0	6.3	6.6		6.3		V
Logic "1" Input Voltage (Bit OFF)		2.0			2.0			2.0			V
Logic "0" Input Voltage (Bit ON)				0.8			0.8			0.8	V
Logic "1" Input Current	V _{1N} = 2.5V		1	10		1	10		1	10	μΑ
Logic "0" Input Current	V _{1N} = 0V		-10	-100		-10	-100		-10	-100	μΑ
	I+		10			10			10		mA
Power Supply Current	1-		25			25			25		mA
	Icc	<u> </u>	20		L	20	<u> </u>	<u> </u>	20		, mA
Power Supply Sensitivity			0.002			0.002			0.002		% of FSR/%V

Note 1: Unless otherwise specified, these specifications apply for $V^+ = 15V$, $V^- \approx -15V$ and $V_{CC} = 5V$ over the entire temperature range -55° C to $+25^\circ$ C for DAC1285HCD, DAC1286HCD and DAC1287HCD. For specified operation, the internal reference (pin 24) must be connected to the reference input (pin 16). The specifications are guaranteed after 30 seconds of warm-up after power turn-on.

Note 2: All typical values are for TA = 25°C.

Note 3: These specifications apply to the limited temperature range $T_{MIN} = -25^{\circ}\text{C}$ to $T_{MAX} = +85^{\circ}\text{C}$ for DAC1285HD and DAC1286HD, and $T_{MIN} = 0^{\circ}\text{C}$ to $T_{MAX} = +70^{\circ}\text{C}$ for DAC1285HCD, DAC1280HCD, DAC1286HCD and DAC1287HCD. For the entire temperature range, double the above specifications.

Note 4: FSR means "full-scale range" and is 20V for ±10V range, 10V for ±5V, etc.


Note 5: Externally adjustable to zero.

AC Electrical Characteristics TA = 25°C, (Note 6)

PARAMETER	CONDITIONS	MIN	TYP	MAX	UNITS
Voltage Mode ±1 LSB Settling Time					
DAC1285, DAC1286	V _E ≤ 1 mV		1.5	3.0	μς
DAC1280C	V _E ≤ 5 mV		1.5	3.0	μs
Voltage Mode Full-Scale Settling Time	V _E ≤ 1 mV		2.5	5.0	μς
Current Mode Full-Scale Settling Time	R _L = 100Ω		300		ns
Voltage Mode Slew Rate	-10V ≤ V _{OUT} ≤ +10V		20		V/μs


Note 6: Not tested, guaranteed by design.

Connection Diagram



See Package D24D

Typical Performance Characteristics



Functional Description

The DAC1280 series is a sophisticated D/A building block. The user is encouraged to read the following applications information before applying power to the device. Refer to National Semiconductor Application Notes AN-156 and AN-159 for additional applications information.

Selection of power supplies is important in applications requiring 0.01% accuracy. The ±15V supplies should be well regulated (±15V ±0.1% with less than 0.5 mVrms of output noise and ripple.

To realize full speed capability of the device, all 3 power supply leads should be bypassed no further than 1/2 inch from the device, with 1 µF tantalum electrolytic capacitors in parallel with 0.01 μ F ceramic disc capacitors.


VOLTAGE MODE OPERATION

The DAC1280, DAC1285 binary and DAC1286, DAC1287 BCD D/A's provide internal scaling resistors which permit a wide range of bipolar and unipolar output configurations. Bipolar output formats of ±2.5V. ±5V, ±10V and unipolar formats of 0 to 5V and 0 to 10V are possible using resistor strap options included within the device. Table I and Figures 1-4 summarize the proper pin connections required for these formats.

TABLE I. Output Voltage/Current Ranges for DAC1280 Series

OUTPUT VOLTAGE RANGE	DIGITAL INPUT CODE	CONNECT PIN 15 TO	CONNECT PIN 16 TO	CONNECT PIN 17 TO	CONNECT PIN 19 TO
±10V	Complementary Offset Binary	19	24	20	15
±5V	Complementary Offset Binary	-18	24	20	NC
±2.5V	Complementary Offset Binary	18	24	20	20
+10V	Complementary Binary	18	24	21*	NC
+5V	Complementary Binary	18	24	21*	20
±1 mA	Complementary Offset Binary	NC	24	20	NC
−2 mA	Complementary Binary	NC	24	21*	NC
+10V	Complementary BCD	19	24	NC	15
−1.25 mA	Complementary BCD	NC	24	NC	NC


^{*}Optional, no connection necessary



 $V_{OUT} = (0 \text{ to } 1.9995 \text{ mA}) (R20 + R21) - (6.3V/R23)(R21 + R22)$

- = (0 to 1.9995 mA) (10k) (1 mA) (10k)
- = -10V to +9.995V
- $1 LSB = 20V/4096 \approx 4.88 \, mV$


FIGURE 1. ±10V Bipolar Operation



 $V_{OUT} = (0 \text{ to } 1.9995 \text{ mA}) (R20) -- (R20/R23)(6.3V)$

- = (0 to 1.9995 mA) (5k) (5k/6.3k) (6.3V)
- = --5V to 4.9975V
- 1 LSB = 10V/4096 = 2.44 mV

FIGURE 2. +5V Bipolar Operation




VOUT = (0 to 1.9995 mA) (R20)

= (0 to 1.9995 mA) (5k)

= 0 to 9.9976V

1 LSB = 2.44 mV

FIGURE 3. 10V Unipolar Operation



V_{OUT} = (0 to 1.24875 mA) (R20 + R21)

= (0 to 1.24875 mA) (8k)

= 0 to 9.990V

1 LSB = 10 mV

FIGURE 4. 10V BCD Operation

CURRENT MODE OPERATION

Current mode applications which make use of an external op amp, comparator, or a resistive load are possible with the DAC1280 series using pin 20. When an external op amp is used, the internal scaling resistors should be utilized to minimize full-scale drift. Configurations shown in Table I apply directly. Figure 5 shows one application using an external fast operational amplifier.

Current mode operation into a resistive load should also utilize the internally supplied resistors. A compliance restriction of $\pm 2.5 V$ at pin 20 is required for operation in the current output mode.

OFFSET AND FULL-SCALE ADJUST

The DAC1280 series may be offset and full-scale adjusted using the circuit shown in *Figure 6*. Offset voltage should be adjusted first. A logic "1"(> 2V) should be

applied to all logic inputs. In bipolar mode, the offset is adjusted to equal minus full-scale. In unipolar mode, the offset is adjusted to read 0V at the output. Full-scale is then adjusted by applying a logic "0" ($\leq 0.8 \rm V$) to all inputs for binary operation. For BCD, apply 011001100110 input coding. The range of R1 and R2 shown in *Figure 6* is approximately $\pm 0.2\%$ of full-scale for the values shown.

A 30 second "warm-up" period should be allowed (after power turn-on) before making the above adjustments.

LOGIC INPUT CODING

The logic inputs to the DAC1280 series are complementary; i.e., a given bit is turned ON by an active low input. Table II summarizes input status for unipolar and bipolar codes.

REFERENCE SUPPLY

The DAC1280 series is supplied with an internal 6.3V reference supply voltage (pin 24). In order to obtain the specified performance, pin 24 should be connected to the Reference Voltage Input (pin 16). Since the reference is buffered by an op amp, the reference may be used externally at currents up to 5 mA. The reference output is short-circuit limited to a nominal 20 mA. An external reference voltage may be used with the DAC1280 series. Voltage values between 5V and 11V will work satisfactorily. Full-scale current may be predicted by:

IFULL SCALE = (VREF) (0.317381 mA/V)

LOGIC INPUT COMPATIBILITY

The design of the current mode switches in the DAC1280 series give the device true TTL compatibility. It is TTL compatible over the entire operating temperature range and is independent of the reference voltage and VCC. Furthermore, since the input breakdown ratings are in excess of 18V, the DAC1280 series may be driven directly from high (or low) voltage CMOS.

TABLE II

]			- 1	NPU	r coi	DE (N	dote '	71		-		ОПТРИТ	UNIPOL	AR OUTPUT RAN	IGES
CODE TYPE	MSB			_			,,					LSB	STATE	0 to 10V	0 to 5V	0-2 mA 0-1.25 mA
Unipolar	0	0	0	0	0	0	0	0	0	0	0	0	Full-Scale	9.9976V	4.9988V	-1.9995 mA
Complementary	1	1	1	1	1	1	1	1	1	1	1	0	1 LSB ON	0.0024V	0.0012V	0.0005 mA
Binary	1	1	1	1	1	1	1	1	1	1	1	1	Zero-Scale	V0000.0	0.0000∨	0.0000 mA
Unipolar	0	1	1	0	0	1	1	0	0	1	1	0	Full-Scale	9.990∨		1.2488 mA
Complementary	1	1	1	1	1	1	1	1	1	1	1	0	1 LSB ON	0.010V		0.00125 mA
BCD	1	1	1	1	1	1	1	1	1	1	1	1	Zero-Scale	V000.0		0.0000 mA

CODE TYPE				11	NPUT	COL	E (N	ote 7	')				OUTPUT BIPOLAR OUTPUT VOLTAGE R.			RANGES	
	MSB											LSB	STATE	:10V	:5V	±2.5V	:1 mA
Bipolar	0	0	0	0	0	0	0	0	0	0	0	0	Full-Scale	9.9951V	4.9976V	2.4988V	0.9995 mA
Complementary	0	1	1	1	1	1	1	1	1	1	1	1	Half-Scale	0.0000∨	0.0000∨	0.0000∨	0.0000 mA
Binary	1	1	1	1	1	1	1	1	1	1	1	0	1 LSB ON	-9.9951∨	-4.9976V	-2.4988V	0.9995 m
	1	1	1	1	1	1	1	1	1	1	1	1	Zero-Scale	10.0000∨	-5.0000∨	-2.5000∨	1.0000 mA

Note 7: Logic input sense is such that an active low $(V_{\dagger N} \le 0.8V)$ turns a given bit ON and is represented as a logic "0" in the table.




FIGURE 5. ±10V Bipolar Operation with External Operational Amplifier




FIGURE 6. Full-Scale and Adjustment Circuits

Ordering Information

PART	IUMBER	25°C	PACKAGE	TEMPERATURE	
BINARY	BINARY BCD		FACRAGE	RANGE	
DAC1285HD	DAC1286HD	0.01%	D24D	−55°C to +125°C	
DAC1285HCD	DAC1286HCD	0.01%	D24D	-25°C to;+85°C	
DAC1280HCD	DAC1287HCD	0.025%	D24D	−25°C to +85°C	



Section 13

Data Acquisition Cards 13



Data Acquisition Cards

ADS1216HC 16-Channel, 12-Bit Data Acquisition System with Memory


General Description


The ADS1216HC is a complete 16-channel (differential 8-channel) data acquisition system with 12-bit linearity and resolution. It features on-card memory and micro or mini-computer TTL bus driving capability. The system contains a 16-channel or differential 8-channel multiplexer; programmable gain amplifier with program memory loaded by software; sample-and-hold amplifier; 12-bit analog-to-digital converter, TRI-STATE® TTL bus drivers; and all timing, control, and interface circuits necessary for interfacing any micro or mini-computer. The system operates in a continuous, asynchronous, sequential scanning mode, updating the self-contained RAM upon completion of each data conversion. In this way, latest data for all channels is always resident in RAM. The system is memory-mapped so it appears to the computer exactly like main memory. The interface presents selected channel data to the data bus within 220 ns after data is requested; therefore data is accessible at main memory access speed. The system will operate with any of the popular computer systems by selection of appropriate off-card strap connections.

Features

- 16 single-ended, 16 quasi-differential, or 8 differential channels
- 12-bit resolution and linearity
- 220 ns data access time
- 16 channels of on-card memory
- Memory-mapped interface
- On-card precision gain-set network for gains of 1, 2, 2 1/2, 5, 10, 20, 50, 100
- Full-scale ranges 0-100 mV to ±10V including 1-5V
- Gain program memory provides any of 4 selected gains at any of 16 channels
- Internal precision reference divider for calibration at 0.1, 1, 5, 10V
- Internal 10.24V reference
- Drives fully loaded TTL data bus
- Continuous sequential channel scanning
- Supplied with mating card-edge connectors
- Operates with all TTL compatible 8-bit or 16-bit processors

Functional Block Diagram





Preliminary Specifications

ANALOG INPUTS

Data Channels

16 single-ended, 16 pseudodifferential, or 8 differential

Full Scale Range

±10.24V. 0-10.24V

±5.12V, 0-5.12V, 1-5.096V

±4.096V. 0-4.096V

±2.048V, 0-2.048V ±1.024V.0-1.024V

±512 mV, 0-512 mV ±205 mV. 0-205 mV ±102 mV, 0-102 mV

Absolute Maximum, VIN ±15V

Input Leakage Current

< 10 nA @ 25°C

 \leq 60 nA -25° C to $+85^{\circ}$ C

Input Bias Current

25 nA @ 25°C

of S&H Amplifier

75 nA --25°C to +85°C

Input Capacitance

< 100 pF for ON channel < 10 pF for OFF channel

Input Channel MUX Switches ON for Power OFF

SIGNAL DYNAMICS

Throughput Rate

8000 ch/sec (scans each of 16 channels every 2 ms)

S & H Feedthrough Crosstalk, OFF to ON < --80 dB @ 1 kHz ≤ -80 dB @ 1 kHz

Channel Differential Amp CMRR

> 60 dB @ f = 0 - 1 kHz

Gain = 1-100

ACCURACY

Resolution

12 hits

Quantizing Error

±1/2 LSB

Linearity Error

 $\leq \pm 1/2$ LSB 25 $^{\circ}$ C

 $< \pm 1$ LSB -25° C to $+85^{\circ}$ C

Full Scale Error*

< ±1/2 LSB 25°C

 $< \pm 1$ LSB -25° C to $+85^{\circ}$ C

Zero Scale Error*

< ±1/2 LSB 25°C

 $< \pm 1$ LSB -25° C to $+85^{\circ}$ C

Power Supply Sensitivity* $< \pm 1/2$ LSB, $V_S = 14-16V$,

−25°C to +85°C

3 Sigma Noise Peak-Peak* ≤ ±1/2 LSB, 0-3 kHz

No Missing Codes*

Amplifier Gain

1, 2, 2.5, 5 ±0.05%; 10,

20. 50 ±0.1%. 100 ±0.25%

REFERENCE

Voltage

10.240 ±0.015V @ 25°C

Reference Divider Ratio

10.240 ±0.020V -25°C to +85°C 10.24:10.00, 5.00, 1.00

±0.05%; 0.100 ±0.1%

DATA OUTPUT

Standard TTL Levels TRI-STATE Bus Drivers 10 Standard TTL Loads

Bus Structure

8-bit double byte right-justified or 16-bit single byte right or

left-justified data.

Natural binary

Offset binary

Data Access Time

2's complement binary 220 ns after address and read

signals

ADDRESS INPUT

Standard TTL Levels

BA0, 2 low power TTL loads BA1-BA4, 1 low power TTL

BA5-BA16, high impedance with 0.65V hysteresis

Channel Select

4-bit channel select, 12-bit card select, or 4-bit channel select, 1-bit byte select, 11-bit

card select

CONTROL BUS

Standard TTL Levels

Logic '1" or Logic "0" True (Strap Select)

Address Enable Strobe

Memory Select Strobe

3 standard TTL loads 1 low power Schottky TTL

Memory Read Strobe

1 low power Schottky TTL

load 1 low power Schottky TTL

Memory Write Strobe Memory Ready Signal

Will drive 10 standard TTL

NINIT

2 standard TTL loads

POWER REQUIREMENTS

±15V

25 mA

5V

600 mA

PHYSICAL

Dimensions

Eurocard Version ADS1216HCE

100 mm W x 160 mm L x 11.2 mm loaded thickness 4.375" W x 6.70" L x 5/16"

L Version ADS1216HCL Bus Connector

Eurocard Version ADS1216HCE L Version ADS1216HCL

96 pin. 0.100" ctrs mating Elco No. 8257-096-648-123 Card-edge 72 pin, 0.100" ctrs, mating Elco No. 6307-

072-472-001

loaded thickness


Analog Connector

Card-edge 72 pin, 0.100" ctrs, mating Elco No. 6042-072-000-002 or Continental No. 600-121-72XA

Coding

^{*}Amplifier gain = 1





Connection Tables

DIGITAL/BUS CONNECTIONS

Pin listing for Eurocard Version. Mating connector for Eurocard Version is Elco No. 8257-096-648-123.

POSITION	ROW A	ROW B	ROW C	POSITION	ROW A	ROW B	ROW C
1	5V	5V	5V	17	BA16	L0	T16
2	BIN	CODE	COMP	18	BA15	L0	T15
3	VL	VL	READY	19	BA14	L0	T14
4	BD8	VL	BD0	20	BA13	LO	T13
5	BD9	VL	BD1	21	BA12	L0	T12
6	BD10	VL	BD2	22	BA11	LO	T11
7	BD11	VL	BD3	23	BA2	LO	BA3
8	BD12	VL	BD4	24	BA1	LO	BA4
9	BD13	VL	BD5	25	BA10	LO	T10
10	BD14	VL	BD6	26	BA9	LO	Т9
11	BD15	VL	BD7	27	BA8	L0	·T8
12	READ	VL	TREAD	28	BA7	L0	T7
13	BA0	VL .	T0	29	BA6	ADRS	T6
14	WRITE	VL	TWRITE	30	BA5	NINIT	T5
15	MEMSEL	D12	TMEM	31	MUX SEL	8-CH	16-CH
16	NRY	SEL RY	RY	32	GND	GND	GND

DIGITAL/BUS CONNECTIONS

Pin listing for L. Version. Mating connector for L. Version is Elco No. 6307-072-472-001.

POSITION		POSITION		POSITION		POSITION	
1	5V	19	BD13	37	BA16	55	BA9
2	5V	20	BD5	38	T16	56	T9
3	COMP	21	BD14	39	BA15	57	BA8
4	5V	22	BD6	40	T15	. 58	Т8
5	BIN	23	BD15	41	BA14	59	BA7
6	CODE	24	BD7	42	T 14	60	Т7
7	VL	25	READ	43	BA13	61	BA6
8	READY	26	TREAD	44	T13	62	Т6
9	BD8	27	BA0	45	BA12	63	BA5
10	BD0	28	TO	46	T12	64	T5
11	BD9	29	WRITE	47	BA11	65	ADRS
12	BD1	30	TWRITE	48	T11	66	INIT
13	BD10	31	MEMSEL	49	BA2	67	8-CH
14	BD2	32	TMEM	50	8A3	68	16-CH
15	BD11	33	SEL RY	51	8A1	69	MUX SEL
16	BD3	34	D12	52	BA4	70	GND
17	BD12	35	NRY	53	BA10	71	GND
18	BD4	36	RY	54	T10	72	GND

ANALOG CONNECTIONS

Mating connector for either format is the Elco No. 6042-072-000-002 or Continental 600-121-72XA.

POSITION		POSITION		POSITION		POSITION	
1	+15V	19	G5	37	MUX 9-16	55	CH 11
2	+15V	20	V10	38	AMP HI	56	COM 11
3	-15V	21	G2 1/2	39	ANA COM	57	COM 6
4	-15V	22-	TP3	40	MUX 1-8	58	CH 6
5	PS COM	23	G2	41	COM 8	59	CH 14
6	PS COM	24	TP2	42	CH 8	60	COM 14
7	REFIN	25	G1 .	43	CH 16	61	COM 5
8	ADC IN	26	TP1	44	COM 16	62	CH 5
9	REF OUT	27	TP0	45	COM 4	63	CH 13
10	OFFSET	28	AMP OUT	46	CH 4	64	COM 13
11	G100	29	ANA GND	47	CH 12	65	COM 2
12	S&H OUT	30	S&H IN	48	COM 12	66	CH 2
13	G50	31	A3	49	COM 7	67	CH 10
14	V0. 1	32	A4	50	CH 7	68	COM 10
15	G20	33	A1	51	CH 15	69	COM 1
16	V1	34	A2	52	COM 15	70	CH 1
17	G10	35	AMP LO	53	COM 3	71	CH 9
18	V5	36	REF 1	54	CH 3	72	COM 9

Applications Information

ANALOG INPUTS

Sixteen pairs of input terminals are provided. Those marked CH 1 to CH 8 are multiplexed by an 8-channel multiplexer to MUX 1—8. Those marked CH 9 to CH 16 are multiplexed by another 8-channel multiplexer to MUX 9—16. Sixteen additional terminals, marked COM 1 to COM 16 are not multiplexed, but are connected to ANA COM. These are normally connected to the transducer or signal common lines except when multiplexing differential signals. The card connections are flexible enough to permit 16-channel single-ended, 16-channel quasi-differential or 8-channel differential connections.

8-Channel Differential Connection

Connect channel 1 signal high and low inputs to CH 1 and CH 9, respectively. Repeat with channels 2–8 high and low to CH 2–CH 8 and CH 10–CH 16, respectively. Connect MUX 1–8 to AMP HI and MUX 9–16 to AMP LO; also connect REF 1 to AMP LO as shown in Figure 1. The data out will represent the difference in signal levels as seen by MUX 1–8 and MUX 9–16; that is, VO = CH 1–CH 9 and so forth to CH 8–CH 16. Input signals must be somewhere referenced to ANA GND to insure that the input signals are within the ±10V common-mode voltage range of the system. To set the multiplexer logic to the differential mode, it is necessary to strap MUX SEL to 8-CH.

16-Channel Single-Ended Connection

Connect channel 1 signal high through channel 16 signal high to CH 1–CH 16, respectively. Connect channel 1 signal low through channel 16 signal low to COM 1–COM 16 as in *Figure 2*: Interconnect ANA GND, ANA COM, AMP LO, and REF 1; interconnect MUX 1–8, MUX 9–16 and AMP HI. Also strap MUX SEL to 16-CH.

16-Channel Quasi-Differential Connection

Connect all 16 pairs of signal lines as for 16-channel single-ended connection. Strap ANA COM, AMP LO, and REF 4 as in *Figure 3*, interconnect MUX 1–8, MUX 9–16 and AMP HI. Do not connect signals to ANA GND, however, signals must somewhere be referenced to ANA GND. Also strap MUX SEL to 16-CH.

AMPLIFIER

Gain

The amplifier gain may be set to any of the following values on a per-channel basis; 1, 2, 2 1/2, 5, 10, 20, 50, 100. Up to 4 different gains may be selected for use with any of the 16 data channels. Gain is selected by strapping the gain select terminals A1-A4 to the gain set terminals G1-G100. For example, gain 4 is set to 100 in *Figure 4* by strapping A4 to G100, gain 2 is set to unity by strapping A2 to G1, gain 3 is set to 2 by strapping A3 to G2, and gain 1 is set to 2.5 by strapping A1 to G2 1/2. If all channels have a range of 0-10.2375V, the amplifier need not be used at all unless desired. In this case, strap AMP LO, AMP HI and REF 1 to ANA GND; and strap MUX 1-8, MUX 9-16, and S&H IN, thus bypassing the amplifier as in *Figure 5a*.

An alternate connection will provide more precise gain accuracy when a unity gain, single-ended amplifier is required. The connection shown in *Figure 5b* bypasses the programmable gain amplifier, but retains a precise, unity gain, FET input, buffer amplifier. With this connection, it may be necessary to readjust the ADC zero. Do not change the AMP zero control.

An on-card memory must be loaded with the gain program for each channel from software control in the computer program. Gain A1 is selected by writing XXX316 into each desired channel at the selected channel addresses. Gain A2-A4 are selected by writing XXX2, XXX1 and XXX0, respectively.

Offset

When analog input signals range from zero upward or ± from zero, the amplifier should not be offset. Connecting REF 1, AMP LO, ANA COM, and ANA GND provides no offset. However, when analog input signals have a fixed minimum value and it is desired to utilize the entire scale range (e.g., VIN = 1-5V), AMP LO can be offset by connecting to any of the reference voltages available from the on-card reference divider. These voltages are 0.1, 1, 5 and 10V; they are available at terminals V0.1, V1, V5 and V10. AMP LO can be offset to one value for gains A2-A4, and REF 1 can be offset to another value for gain A1. Perhaps, most common usage would be with only gain A1 offset, say to 1V for full scale range of 1-5V on A1 and zero referenced signals on the other gain settings. To effect this schedule, connect AMP LO to ANA GND and connect REF 1 to V1 as shown in Figures 4, 6 and 7. The AMP LO terminal is common for gains selected by A2-A4, while REF 1 is the equivalent AMP LO terminal for gain A1.

SAMPLE AND HOLD

The sample and hold circuit may be bypassed by connecting the AMP OUT and ADC IN terminals directly, as in Figure 8. If the sample and hold circuit is to be used, strap AMP OUT to S&H IN and strap S&H OUT to ADC IN, as in Figure 7. Since the S&H amplifier exhibits some offset and a slight gain error, both controls on the ADC for offset and full-scale may need readjustment if the S&H is bypassed. These 2 controls are factory adjusted for use with the S&H amplifier in the circuit.

ANALOG-TO-DIGITAL CONVERTER CONNECTIONS

The ADC may be used for either positive unipolar or for bipolar signals. When bipolar signals are to be coded, strap OFFSET to REF IN, strap CODE to COMP and strap D12 to BD11, as in Figure 8. This offsets the ADC range so that -10.240V is zero scale or F80016 and 10.2375V is full-scale or 07FF16 in a 2's complement binary code with extended sign bit. If desired to use an offset binary code on bipolar signals, strap OFFSET to REF IN, CODE to BIN and D12 to L0, as in Figure 11. The result will be 000016 for -10.240V input and 0FFF16 for 10.2375V input. To obtain extended sign, strap D12 to BD11 instead of L0.

Channel Selection Logic

BA4	ваз	BA2	BA1	16-CH	8-CH
0	0	0	. 0	1	1-9
0	0	0	1	2	2-10
0	0	1	. 0	3	3-11
0	0	1	1	4	4-12
0	1	0	0	5	5-13
0	1	0 .	1	6	6-14
0	1	1	0	7	7-15
0	1	1	1	8	8-16
1	0	0	0	9	None
1	0	0	1	10	None
1	0	1	0	11	None
1	0	1	1	12	None
1	1	0	0	13	None
1 1	1	0	1	14	None
1	1	1	0	15	None
1	1	1	1	16	None

When using unipolar positive signals, strap OFFSET to ADC IN, strap CODE to BIN, and strap D12 to L0, as in *Figure 12* to obtain 0000₁₆ at 0V input and 0FFF₁₆ at 10.2375V input.

In all cases, the analog signal from the S&H is applied to the ADC by strapping S&H OUT to ADC IN.

REFERENCE

To use the internal reference, strap REF OUT to REF IN, as in *Figures 10 and 12*. To use an external 10.24V reference, connect the external reference positive to REF IN and negative to ANA GND, as in *Figure 10*. To use an external 10.00V reference, connect as for external 10.24V reference and also strap REF IN to V10. When using an external reference, it may be necessary to readjust the full-scale potentiometer which is factory set for the internal reference.

CHANNEL SELECTION

Channel selection is made by applying the appropriate digital code to terminals BA1 through BA4 in the following manner:

For 16 channel, strap MUX SEL to 16-CH. For 8 channel differential, strap MUX SEL to 8-CH.

Loading an address location with a gain-set data word (see AMPLIFIER, Gain, on previous page) will set the MUX to the addressed channel and initiate a conversion. The new data will be available approximately 120 μ s later. By repeated (or selective) write gain operations, a desired channel may be repeatedly (or selectively) commanded to generate new data if desired.

ADDRESS DECODING

The data acquisition card is memory mapped and data is accessible by a memory read instruction at normal memory speeds. The system will work with either a 16 or an 8-bit data bus; addressing connections are slightly different for the two.

The BA terminals and the T terminals are compared to select the appropriate address code. For example, if a code of 0111 is desired, set the T terminals to code 0111.

The logic signals presented to address lines BAO—BA4 must remain stable during the data read or write access period. However, it is possible to latch address lines BA5—BA16 on a rising edge at the ADRS line. When no latching is required, strap ADRS to LO.

CONTROL BUS CONNECTIONS

The control bus connections are ADRS, MEMSEL, READ, WRITE, READY, and NINIT. READY is an output signal to the processor, and the other 5 are inputs to the data acquisition card. Logic sense select pins are also available as TMEM, TREAD and TWRITE. The sense of the READY signal may also be strap selected. These sense selections allow use of the card with almost any processor bus.

NINIT

An initializing signal from the processor at time of power-up or whenever commanded will initialize the data acquisition card by resetting the internal address counter to channel 1. This must be a negative true signal.

CONNECT TERMINAL	FOR 16-BIT DATA BUS	FOR 8-BIT DATA BUS	STRAP FOR 8-BIT DATA BUS
то	LO	VL	BD0 to BD8
BA0	LO	ADR0	BD1 to BD9
BA1	ADR0	ADR1	BD2 to BD10
BA2	ADR1	ADR2	BD3 to BD11
BA3	ADR2	ADR3	BD4 to BD12
BA4	ADR3	ADR4	BD5 to BD13
BA5	ADR4	ADR5	BD6 to BD14
BA6	ADR5	ADR6	BD7 to BD15
BA7	ADR6	ADR7	
BA8	ADR7	ADR8	
BA9	ADR8	ADR9	
BA10	ADR9	ADR10	Note, See
BA11	ADR10	ADR11	Figures 13-16
BA12	ADR11	ADR12	for examples
BA13	ADR12	ADR13	
BA14	ADR13	ADR14	
BA15	ADR14	ADR15	
BA16	ADR15	LO	
T16	L0 or VL	LO	
T5-T15	L0 or VL	L0 or VL	

MEMSEL

This input must be true to select the data card; it is normally connected to a memory select line or a memory/IO line. This insures that the on-card clock will be interrupted for the minimum possible period corresponding to the actual READ time. If there is no processor line of similar function, MEMSEL is strapped to READ and TMEM is strapped to WRITE. For positive true select, strap TMEM to VL.

READ

This input must be true to read data from the card, it is normally connected to a memory read control line. For positive true read, strap TREAD to VL. For zero true read, strap TREAD to LO.

WRITE

This input must be true to write a gain program into the card; it is normally connected to a memory write control line. For positive true write, strap TWRITE to LO. For zero true write, strap TWRITE to VL.

READ/WRITE

For use with processors having a single READ/WRITE control line, strap the READ and WRITE lines together and connect to the processor read/write line. For READ/WRITE operation, strap both TREAD and TWRITE to VL. For READ/WRITE operation, strap both TREAD and TWRITE to V0.

ADRS

The ADRS line may be used to latch address data presented to inputs BA5-BA16. Data is latched on a rising (trailing) edge and is unlatched on the next falling edge. There is no latching capability at any other input. In most applications, the ADRS line is strapped to LO; and no latching takes place. However, there are some processors such as the PACE which utilize a single set of lines for both address and data. In these systems,


an interface latch must be provided to hold the address data during the data transmission period. Using this card with a PACE system requires only a single 4-bit latch to hold address bits applied at BA1-BA4.


READY

The ready output signal indicates to the processor that the data card is ready to accept data in the write mode or that valid data will be on the bus in the read mode; it is normally connected to the processor ready or wait control line. In the read mode, the READY output will be available by 120 ns after a read command is received by the card; data will be on the bus by 220 ns after the read command. In the write mode, READY will be available by 850 ns after the write signal is received. The processor will not have to enter a wait cycle in the read mode; however, a wait cycle is necessary in the write mode due to internal timing requirements on the data card. To obtain a positive true READY signal, strap SEL RY to RY. To obtain a zero true READY signal, strap SEL RY to NRY.

DATA LINES

The data card may be used with either 8 or 16-bit data busses. For 16-bit busses, all 16 data lines are available. For 8-bit busses, the lower 8 bits must be paralleled with the upper 8 bits. Connect BD0 to BD8, BD1 to BD9, and so forth through BD7 to BD15. See under heading Analog-to-Digital Converter Connections for consideration of bits 12-15. The 12-bit data appears right justified on a 16-bit data field. For 2's complement bipolar data, the sign bit is extended to the 4 most significant bits. For binary data, the 4 most significant bits are zeros. All data is positive true. By reconnecting or reassigning data bus terminals, it is possible to connect for left-justified data on a 16-bit data bus. This is not possible for an 8-bit data bus. In this case, connect the CODE terminal to LO to set the 4 unused bits to zero, per Figure 10.






```
A4 Gain = 100 Range = 0-102.375 mV
                                     1 LSB = 25 µV
A2 Gain = 1
               Range = 0-10.2375V
                                      1 LSB = 2.5 mV
```

A3 Gain = 2 Range = 0-5.11875V 1 LSB = 1.25 mV 1 LSB = 1 mV

A1 Gain = 2 1/2 Range = 1-5.095V

Completely Bypassed

FIGURE 4. Gain and Offset Connections, An Example (See Page 5)



CH 2 COM 2 CH 3 CH 3 COM 3 CH 4 COM 4 CH 5 COM 5 CH 6 COM 6 CH 7 СОМ COM 8 COM 9 CH 10 COM 10 CH 11 COM 11 CH 12 COM 12 CH 13 COM 13 COM 15 CH 16 **COM 16** ANA COM AMP LO ANA GND REF 1 MUX 1-8 MUX 9-16 AMP HI MUX SEL 16 CH

FIGURE 6. 16-Channel Single Ended Connection, One or More Channels Offset 1V as with $V_{IN} = 1-5V$

Except for Single-Ended, Precise

Unity-Gain FET Buffer

Applications Information (Continued) REF 1 MUX 1-8 MUX 1-8 V0.1 MUX 9-16 MUX 9-16 VΊ AMP HI V5 AMP LO AMP LO V10 REF 1 REF 1 A4 AMP DUT AMP OUT A2 S&HIN S& HIN A3 \$& H OUT S& HOUT A1 ANA COM ANA COM ANA GND ANA GND G100 ADC IN ACC IN G50 OFFSET G20 REFIN G10 REF OUT REF OUT G5 FIGURE 8. Sample and Hold Bypassed FIGURE 9. Normal MUX, AMP, S & H and G2 1/2 **ADC Interconnections** G2 G1 ANA GND ANA COM S&HOUT AMP LO ANA COM ANA GND CH 13 ADC IN CH 14 DFFSET CH 15 REFIN CH 16 REF QUT BIN MUX 1-8 CODE MUX 9-16 COMP AMP HI AMP OUT S& HIN S & H OUT ADCIN FIGURE 10. ADC, CODE and Logic Con-OFFSET nections for Bipolar Inputs with Internal REF; REF OUT 2's Complement Binary Output Code Data is Right-Justified, Extended Sign. For Left-REFIN Justified Data, Connect D12 to L0 Rather than to BD11, and Reassign Bits 12-15 as EXT. 10.240V Bits 0-3. This is applicable Only to 16-Bit Data Bus Operations. Ch 13 = 0V REF A4 Gain ≈ 100 Range = 0-102.375 mV 1 LSB = 25 μV Ch 14 = 5V REF A2 Gain = 1 Range = 0-10.2375V 1 LSB = 2.5 mV Ch 15 = 1V REF A3 Gain = 2 Range = 0-5.11875V 1 LSB = 1.25 mV Ch 16 = 100 mV REF A1 Gain = 2 1/2 Range = 1-5.095V 1 LSB = 1 mV FIGURE 7. Example of Analog Connection with Multiplexed Reference Voltages for Calibration Purposes (Consider Accuracy of Internal REF If Used)




FIGURE 11. ADC, CODE and Logic Connections for Bipolar Inputs with External REF; Offset Binary Output Code Data is Right-Justified, Bits 12–15 are Zeros. For Left-Justified Data on a 16-Bit Data Bus, Reassign Data Bits 12–15 as Bits 0–3.





FIGURE 12. ADC, CODE and Logic Connections for Unipolar Inputs with Internal REF; Binary Output Code Data is Right-Justified, Bits 12–15 are Zeros.



LO

FIGURE 13. Bus and Logic Connections for 80/10 System




FIGURE 14. Bus and Logic Connections for

6800 System

FIGURE 15. Bus and Logic Connections for PACE

LO NRY BA1 SEL RY BA2 BA3 8A4 MEMRDY READY BA5 BDO 800 BA6 BD8 BA7 - BA7 BD1 BA8 - BA8 BD9 ва9 B02 BA10 BD10 - BA10 BA11 BD3 8D3 - BA11 BA12 - 8A12 BD11 BA13 8D4 BD4 B012 BA14 BA15 BD5 BD5 BA16 8D13 LO BD6 ٧L BD14 BD7 807 TMEM BD15 TREAD TWRITE TO T16 GND T15 TO LO OR VL AS APPROPRIATE TO SELECT MEMORY PAGE LOCATION T5 MEMSEL READ BRBS WRITE - BWDS

Applications Information (Continued)

FIGURE 16. Bus and Logic Connections for SC/MP CPU with External RAM



Section 14

Active Filters and Telecommunication Products

14

Section 14. Active Filters (Building Blocks) Selection Guide

					Part Number		
Function	Features	Frequency Accuracy	Q Accuracy	Q×F _C	-55°C to 125°C	-25°C to 85°C	Page Number
Universal Active Filter	State Variable Building Block	±2.5% ±1.0%	±7.5% ±7.5%	50K 50K	AF100-1 AF100-2	AF100-1C AF100-2C	14-8 14-8
Universal Active Filter	State Variable Building Block Wide Bandwidth	±2.5% ±1.0%	±7.5% ±7.5%	200K 200K		AF150-1C AF150-2C	14-27 14-27
Dual Universal Active Filter	State Variable Building Block Two AF100 in one package	±2.5% ±1.0%	±7.5% ±7.5%	50K 50K		AF151-1C AF151-2C	14-47 14-47
		Resistor Accuracy	Resistor Match	Resistor Tempco (ppm/°C)			
General Impedance Converter (GIC)	Matched Resistors 7.5K and Controlled TC	1%	±0.2%/ 0.1%	±110 ±30	AF120H		14-114
		2%	±0.4%/ 0.2%	±110 ±60		AF120CH	14-114

Section 14. Tuned Active Filters Selection Guide

Function	Features	Cutoff/ Band Edge Freq. (Hz)	Passband Ripple (dB)	Stopband Frequency (Hz)	Stopband Attenuation (dB)	Gain Tolerance (dB)	Part Number	Page Number
Touch Tone* Filters for	High Band Splitter Filter	1209	±0.5	941	25	±0.5 @ 1336 Hz	AF101CJ	14-82
Dual Tone Multifrequency Receivers	Dial Tone Reject Filter	697	±0.5	440	34	±0.5 @ 941 Hz	AF102CJ	14-84
(DTMF)	Low Band Splitter Filter	941	±0.5	1209	25	±0.5 @ 852 Hz	AF103CJ	14-86
	697 Hz/770 Hz Dual Bandpass Filter	697 ± 0.5%		$Q = 15 \pm 0.5$		±0.25 @ 697 Hz	AF111CJ	14-88
		770 ± 0.5%		$Q \simeq 15 \pm 0.5$		± 0.25 @ 770 Hz	ļ	
	852 Hz/941 Hz Dual Bandpass Filter	852 ± 0.5%		$Q = 15 \pm 0.5$		±0.25 @ 852 Hz	AF112CJ	14-88
		941 ± 0.5%		$Q = 15 \pm 0.5$		±0.25 @ 941 Hz		
	1209 Hz/1336 Hz Dual Bandpass Filter	120 ± 0.5%		$Q = 15 \pm 0.5$		±0.25 @ 1209 Hz	AF113CJ	14-88
	Banopuss i mer	1336 ± 0.5%		$Q = 15 \pm 0.5$		±0.25 @ 1336 Hz		
	1477 Hz/1633 Hz Dual Bandpass Filter	1477 ± 0.5%		$Q = 15 \pm 0.5$		±0.25 @ 1477 Hz	AF114CJ	14-88
		1633 ± 0.5%		$Q = 15 \pm 0.5$		±0.25 @ 1633 Hz		
	DTMF Low Band Splitter 6th Order Bandpass Filter	690/950	5 р-р	500/1200	38	± 1.5 @ 800 Hz	AF121-1CJ	14-90
	DTMF High Band Splitter 6th Order Bandpass Filter	690/950	2 p·p	500/1200	40	±0.5 @ 820 Hz	AF121-2CJ	14-90
		1200/1650	4 p-p	950/2200	38	±0.5 @ 1400 Hz	AF122-1CJ	14-90
		1200/1650	2 p-p	950/2200	40	±0.5 @ 1480 Hz	AF122-2CJ	14-90
Addition Tone Receiver Circuits	Automatic Gain Control (AGC) Threshold Detector (Dual)						AF104 AF105 AF110	14-108 14-108 14-112
Pulse Code Modulation (PCM) Filters	Transmit/Receive PCM Filter for 8 KHz Sampling (sin x)/x Correction	3000 3000	±0.5 ±0.5	5300 4900	20 20	±0.5 ±0.5	AF132CJ	14-94
8 KHz Sampling Rate	5th Order Low Pass Filter Transmit PCM Filter	3000 3000	±0.3 ±0.125	4600 4600	30 32	External Resistor	AF133-1CJ AF133-2CJ	14-98 14-98
	5th Order Low Pass Filter	3000	±0.3	4600	30	±1.0 @ 1 KHz	AF134-1CJ	14-98
	Receive PCM Filter	3000	±0.125	4600	32	±0.5 @ 1 KHz	AF134-2CJ	14-98
Tunable	Single Resistor Tuning	Band	width	Center	Frequency			
Bandpass Filter/ Oscillator			or 5 Hz		to 270 Hz		AF99CJ	14-5
		Registered T	rademark of	Western Elec	tric Co.			

Registered Trademark of Western Electric Co

AF99 tunable bandpass filter/oscillator

general description

The AF99 is a low frequency bandpass filter that is tunable with a single resistor. Additionally, with a few external components, the AF99 can be used as an oscillator. Therefore, one device can be used as a complete tone generating and receiving system. The filter bandwidth is selected by one of two external jumpers to be 2.5 Hz or 5.0 Hz. The frequency adjustment range is from 60 Hz to 270 Hz. These features make the device ideal for tone signaling, tone activated industrial control systems, tone activated communication systems, two-wire sensing and control, alarms, and the like. An internal biasing amplifier is included to facilitate using the device on dual supplies or single ended supply applications. The supply current drain is low to allow for remote or battery operated systems.


features

- Adjustable center frequency
- Bandwidth options 2.5 Hz or 5 Hz
- Bandwidth independent of frequency setting
- Fixed voltage gain independent of settings
- Single or split supply operation
- Low current drain
- Low cost

applications


- Tone control systems
- Alarm systems
- Tone activated squeich
- Remote sensing and control systems
- Two-wire signaling
- Doppler shift burglar alarms

schematic diagram




Schematic Diagram

typical applications



BANDWIDTH = 2.5 Hz, SINGLE SUPPLY



125 Hz TO 270 Hz TUNABLE BANDPASS FILTER BANDWIDTH = 5 Hz, DUAL SUPPLIES 14

absolute maximum ratings

Supply Voltage Between Pins 2 and 3 Operating Temperature Range Storage Temperature Range Short Circuit Duration, Any Pin Lead Temperature (Soldering, 10 seconds) 32 V -25°C to +85°C -55°C to +125°C continuous 300°C

electrical specifications

These specifications apply at +25°C unless otherwise specified.

Parameter	Conditions	Min	Тур	Max	Units	
Tuning Range See Connection table		. 60		270	Hz	
Voltage Gain	$R_L = 10 \text{ k}\Omega$ $R_S = 50 \Omega$		4		₫B	
Input Impedance	ļ		100		kΩ	
Bandwidth	J ₁ – IN J ₁ – OUT	4.0	5.0 2.5	6.0 3.0	Hz Hz	
Power Supply	pin 2 to pin 3	6	1.	32	٧	
Power Supply Current	V+ = +15 V V~ = ~15 V		1.5	3.0 3.0	mA mA	

general information

FILTER

The AF99 is a bi-quad type active filter which has been internally connected as a bandpass filter with "fixed" bandwidth options. By jumpering pin 15 and pin 16, the total resistance between the output of A_1 and the input of A_2 is reduced from $290\,\mathrm{k}\Omega$ to $120\,\mathrm{k}\Omega$. This nominally will change the bandwidth from $2.5\,\mathrm{Hz}$ to $5\,\mathrm{Hz}$. Obviously, by placing an external resistor or pot between these pins, the bandwidth can be adjusted between these limits.

Similarly, jumper J_2 between pin 8 and pin 9 will allow for various center frequency tuning ranges. Although designed for use with a $250\,k\Omega$ pot to adjust center frequency, up to $1\,M\Omega$ pot may be used between pin 5 and pin 8. A ten-turn pot is recommended.

OSCILLATOR

From the schematic of the AF99, it can be seen that from the input, pin 4, to the output, pin 5, is negative feedback. However, by inserting an additional amplifier, connected in the inverting mode, the AF99 can be made

into a sine wave oscillator. This is shown in figure 1. The back-to-back diodes across the external amplifier insure that signal limiting takes place and the output is a sine wave. This signal could then be amplified or buffered to drive long lines.

The frequency of oscillation can be adjusted by using a pot from pin 8 to pin 5. A ten-turn pot is recommended.

A second method of providing for the additional 180° phase shift required for oscillation is shown in figure 2. In this circuit, the transistor provides the additional phase shift due to the relationship between the base voltage and the collector voltage at low frequencies. Additionally, the oscillator can be gated on or off by use of the switch shown. This is a typical example of a circuit that might be used in burglar alarms, or plant monitoring of systems. A switch closure identifies an alarm condition and the frequency indicates where the alarm occurs.




Figure 1. Oscillator with Signal Limiting (E_{OUT} = 0.8 Vrms, $6 \text{V} < \text{V}_{CC} < 32 \text{ V}$)

connections table

J ₁	J ₂	Tuning Range (Hz)	Bandwidth (Hz)
0	0	60 - 80	2.5
0	1	80 - 130	2.5
1	0	100 - 130	5.0
1	1	125 - 270	5.0

typical applications




Figure 2. 2-Wire Tone Encoder




Figure 3. Tone Decoder with Relay Output

AF100 Universal Active Filter

General Description

The AF100 state variable active filter is a general second order lumped RC network. Only four external resistors program the AF100 for specific second order functions. Lowpass, highpass, and bandpass functions are available simultaneously at separate outputs. Notch and allpass functions are available by summing the outputs in the uncommitted output summing amplifier. Higher order systems are realized by cascading AF100 active filters with appropriate programming resistors.

Any of the classical filter configurations, such as Butterworth, Bessel, Cauer, and Chebyshev can be formed.


Features

- Military or commercial specifications
- Independent O, frequency, gain adjustments
- Low sensitivity to external component variation
- Separate lowpass, highpass, bandpass outputs
- Inputs may be differential, inverting, or non-inverting
- Allpass and notch outputs may be formed using uncommitted amplifier
- Operates to 10 kHz
- Q range to 500
- Power supply range
- Frequency accuracy
- ±5V to ±18V ±1% unadjusted


■ Q frequency product < 50,000

Connection Diagrams

Ceramic Dual-In-Line Package AF100-1CJ, AF100-2CJ NS Package Number HY13A




Plastic Dual-In-Line Package AF100-1CN, AF100-2CN NS Package Number N16A



^{*}Note: Internally connected. Do not use.

Metal Can Package AF100-1CG, AF100-1G, AF100-2CG, AF100-2G NS Package Number HY12A



Absolute Maximum Ratings

Supply Voltage ±18V
Power Dissipation 900 mW/Package (500 mW/Amp)
Differential Input Voltage ±36V
Output Short Circuit Duration (Note 1) Infile
Lead Temperature (Soldering, 10 seconds) 300°C

Operating Temperature

AF100-1CJ, AF100-2CJ, AF100-1CG,

AF100-2CG, AF100-1CN, AF100-2CN

AF100-1G, AF100-2G

Storage Temperature

AF100-1G, AF100-2G

AF100-1CG, AF100-2CG, AF100-1CJ,

AF100-2CJ, AF100-1CN, AF100-2CN

-25°C to +85°C -55°C to +125°C

-65°C to +125°C -25°C to +100°C

Electrical Characteristics (Complete Active Filter) (Note 2)

PARAMETER	ARAMETER CONDITIONS MIN		TYP	MAX	UNITS	
Frequency Range	f _C x Q ≤ 50,000			10k	Hz	
Q Range	f _C x Q ≤ 50,000			500	Hz/Hz	
f _O Accuracy AF100-1, AF100-1C AF100-2, AF100-2C	$f_C \times Q \le 10,000, T_A = 25^{\circ}C$ $f_C \times Q \le 10,000, T_A = 25^{\circ}C$			±2.5 ±1.0	%	
fo Temperature Coefficient			±50	±150	ppm/°C	
Q Accuracy	$f_C \times Q \le 10,000, T_A = 25^{\circ}C$			±7.5	%	
Q Temperature Coefficient			±300	±750	ppm/°C	
Power Supply Current	V _S = ±15V		2.5	4.5	mA	

Electrical Characteristics (Internal Op Amp) (Note 3)

PARAMETER	CONDITIONS	MIN	TYP	MAX	UNITS
Input Offset Voltage	$R_S \le 10 \text{ k}\Omega$		1.0	6.0	mV
Input Offset Current			4	50	nA
Input Bias Current			30	200	nA
Input Resistance			2.5		МΩ
Large Signal Voltage Gain	$\hat{R}_L \ge 2k$ $V_{OUT} = \pm 10V$	25	160		V/mV
Output Voltage Swing	$R_{L} = 10 \text{ k}\Omega$ $R_{L} = 2 \text{ k}\Omega$	±12 ±10	±14 ±13		\ \ \ \
Input Voltage Range		±12	ļ		V
Common Mode Rejection Ratio	$R_S \le 10 \text{ k}\Omega$	70	90		dB
Supply Voltage Rejection Ratio	$R_S \le 10 \text{ k}\Omega$	77	96		dB
Output Short Circuit Current			25	İ	mA
Slew Rate (Unity Gain)			0.6		V/μs
Small Signal Bandwidth			1		MHz
Phase Margin			60		Degrees

Note 1: Any of the amplifiers can be shorted to ground indefinitely, however more than one should not be simultaneously shorted as the maximum junction temperature will be exceeded.

Note 2: Specifications apply for $V_S = \pm 15V$, over -25° C to $\pm 485^{\circ}$ C for the AF100-1C and AF100-2C and over $\pm 55^{\circ}$ C to $\pm 125^{\circ}$ C for the AF100-1 and AF100-2, unless otherwise specified.

Note 3: Specifications apply for $V_S = \pm 15V$, $T_A = 25^{\circ}C$.

Applications Information




FIGURE 1. AF100 Schematic

CIRCUIT DESCRIPTION AND OPERATION

A schematic of the AF100 is shown in *Figure 1*. Amplifier A1 is a summing amplifier with inputs from integrator A2 to the non-inverting input and integrator A3 to the inverting input. Amplifier A4 is an uncommitted amplifier.

By adding external resistors the circuit can be used to generate the second order system

$$T(s) = \frac{a_3s^2 + a_2s + a_1}{s^2 + b_2s + b_1}$$

The denominator coefficients determine the complex pole pair location and the quality of the poles where

$$\omega_0 = \sqrt{b_1}$$
 = the radian center frequency

$$Q = \frac{\omega_0}{b_2}$$
 = the quality of the complex pole pair

If the output is taken from the output of A1, numerator coefficients a_1 and a_2 equal zero, and the transfer function becomes:

$$T(s) = \frac{a_3 s^2}{s^2 + \frac{\omega_0}{\Omega} s + \omega_0^2}$$
 (highpass)

If the output is taken from the output of A2, numerator coefficients \mathbf{a}_1 and \mathbf{a}_3 equal zero and the transfer function becomes:

$$T(s) = \frac{a_2 s}{s^2 + \frac{\omega_0}{O} s + \omega_0^2}$$
 (bandpass)

If the output is taken from the output of A3, numerator coefficients a_3 and a_2 equal zero and the transfer function becomes:

$$T(s) = \frac{a_1}{s^2 + \frac{\omega_0}{Q}s + {\omega_0}^2}$$
 (lowpass)

Using proper input and output connections the circuit can also be used to generate the transfer functions for a notch and allpass filter.

In the transfer function for a notch function a_2 becomes zero, a_1 equals 1, and a_3 equals ${\omega_Z}^2.$ The transfer function becomes:

$$T(s) = \frac{s^2 + \omega_Z^2}{s^2 + \frac{\omega_0}{\Omega} s + \omega_0^2}$$
 (notch)

In the allpass transfer function $a_1=1$, $a_2=-\omega_0/Q$ and $a_3=\omega_0^2$. The transfer function becomes:

$$T(s) = \frac{s^2 - \frac{\omega_0}{Q}s + \omega_0^2}{s^2 + \frac{\omega_0}{Q}s + \omega_0^2}$$
 (all pass)

COMMON CONFIGURATIONS

The specific transfer functions for some of the most useful circuit configurations using the AF100 are illustrated in *Figures 2 through 8*. Also included are the gain equations for each transfer function in the frequency band of interest, the Q equation, center frequency equation and the Q determining resistor equation.




FIGURE 2. Non-inverting Input ($Q > Q_{MIN}$, See Q Tuning Section)

a) Non-inverting input (Figure 2) transfer equations are:

$$\frac{e_{h}}{e_{lN}} = \frac{s^{2} \left[\frac{1.1}{1 + \frac{R_{lN}}{10^{5}} + \frac{R_{lN}}{R\Omega}} \right]}{\Delta} \qquad \text{(highpass)}$$

$$\frac{e_{h}}{e_{lN}} = \frac{-s \omega_{1} \left[\frac{1.1}{1 + \frac{R_{lN}}{10^{5}} + \frac{R_{lN}}{R\Omega}} \right]}{\Delta} \qquad \text{(bandpass)}$$

$$\frac{e_{v}}{e_{lN}} = \omega_{1} \omega_{2} \left[\frac{1.1}{1 + \frac{R_{lN}}{10^{5}} + \frac{R_{lN}}{R\Omega}} \right] \qquad \text{(lowpass)}$$

$$\omega_{1} = \frac{10^{9}}{R_{rN}} \qquad \omega_{2} = \frac{10^{9}}{R_{rN}} \qquad \omega_{2} = \frac{10^{9}}{R_{rN}}$$

where

$$\Delta = s^2 + s \left[\frac{1.1}{1 + \frac{10^5}{RQ} + \frac{10^5}{R_{IN}}} \right] \omega_1 + 0.1 \omega_1 \omega_2$$

$$\frac{e_{v}}{e_{IN}}\Big|_{s \to 0} = \frac{11}{\left(1 + \frac{R_{IN}}{10^{5}} + \frac{R_{IN}}{RQ}\right)}$$

$$\frac{e_h}{e_{1N}}\bigg|_{S \to \infty} = \frac{1.1}{\left(1 + \frac{R_{1N}}{10^5} + \frac{R_{1N}}{RQ}\right)}$$

$$\frac{e_{b}}{e_{1N}} \middle| \omega = \omega_{0} = \frac{\left(1 + \frac{10^{5}}{RQ} + \frac{10^{5}}{R_{1N}}\right)}{\left(1 + \frac{R_{1N}}{10^{5}} + \frac{R_{1N}}{RQ}\right)}$$

$$\omega_0 = \sqrt{0.1 \; \omega_1 \omega_2}$$

$$Q = \left(\frac{1 + \frac{10^5}{R_{1N}} + \frac{10^5}{RQ}}{1.1}\right) \quad \sqrt{0.1 \quad \left(\frac{\omega_2}{\omega_1}\right)}$$

$$RQ = \frac{10^{5}}{\sqrt{0.1 \frac{\omega_{2}}{\omega_{1}}}} - 1 - \frac{10^{5}}{R_{1N}}$$




FIGURE 3. Non-Inverting Input (Q < Q_{MIN}, See Q Tuning Section)

b) Non-inverting input (Figure 3) transfer equations are:

$$\frac{e_{h}}{e_{lN}} = \frac{s^{2} \left[\frac{1.1 + \frac{10^{4}}{RQ}}{\frac{1 + \frac{R_{lN}}{10^{5}}}{1}} \right]}{\Delta}$$
 (highpass)

$$\frac{e_{b}}{e_{IN}} = \frac{-s \omega_{1} \left[\frac{1.1 + \frac{10^{4}}{RO}}{1 + \frac{R_{IN}}{10^{5}}} \right]}{\Delta}$$
 (bandpass)

$$\omega_{1}\omega_{2}\left[\begin{array}{c} 1.1 + \frac{10^{4}}{RQ} \\ \frac{1}{1} + \frac{R_{1N}}{10^{5}} \end{array}\right]$$

$$\omega_{1} = \frac{10^{9}}{R_{E}} \qquad \omega_{2} = \frac{10^{9}}{R_{E}}$$
(lowpass)

whore

$$\Delta = s^2 + s \omega_1 \left[\begin{array}{c} 1.1 + \frac{10^4}{RQ} \\ \frac{1}{1 + \frac{10^5}{R_{IN}}} \end{array} \right] + 0.1 \omega_1 \omega_2$$

$$\frac{e_{\ell}}{e_{IN}}\Big|_{s\to 0} = \frac{1.1 + \frac{10^{4}}{RQ}}{0.1 \left(1 + \frac{R_{IN}}{10^{5}}\right)}$$

$$\frac{e_h}{e_{IN}}\Big|_{s\to\infty} = \frac{1.1 + \frac{10^4}{RQ}}{1 + \frac{R_{IN}}{10^5}}$$

$$\frac{e_{b}}{e_{IN}}\bigg|_{\omega = \omega_{0}} = -\frac{1 + \frac{10^{5}}{R_{IN}}}{1 + \frac{R_{IN}}{10^{5}}}$$

$$\omega_0 = \sqrt{0.1 \, \omega_1 \omega_2}$$

$$Q = \left[\begin{array}{c} 1 + \frac{10^5}{R_{1N}} \\ \frac{1}{1.1 + \frac{10^4}{RQ}} \end{array} \right] \quad \sqrt{0.1 \frac{\omega_2}{\omega_1}}$$

RO =
$$\frac{10^4}{\left(1 + \frac{10^5}{R_{1N}}\right) \left(\frac{\sqrt{0.1 \frac{\omega_2}{\omega_1}}}{Q}\right) - 1.1}$$

14




FIGURE 4. Inverting Input

c) Inverting input (Figure 4) transfer function equations

$$\frac{e_h}{e_{IN}} = \frac{-s^2}{\frac{R_{IN}}{\Delta}}$$

$$\frac{e_b}{e_{IN}} = \frac{s \, \omega_1}{\frac{R_{IN}}{\Delta}}$$

$$\frac{e_{\bar{v}}}{e_{iN}} = \frac{-\omega_1 \, \omega_2 \, \frac{10^4}{R_{jN}}}{\Delta}$$

$$\omega_1 = \frac{10^9}{R_{E1}}$$
 $\omega_2 = \frac{10^9}{R_{E2}}$

$$\omega_2 = \frac{10^9}{10^9}$$

$$\Delta = s^2 + s \omega_1 \left[\frac{1.1 + \frac{10^4}{R_{1N}}}{\frac{10^5}{1 + \frac{10^5}{R}}} \right] + 0.1 \omega_1 \omega_2$$

$$\frac{e_{\ell}}{e_{IN}}\bigg|_{s\to 0} = -\frac{10^5}{R_{IN}}$$

$$\frac{e_h}{e_{IN}}\Big|_{s\to\infty} = -\frac{10^4}{R_{IN}}$$
 (highpass)

$$\frac{e_b}{e_{IN}} \bigg|_{\omega = \omega_0} = \frac{\frac{10^4}{R_{IN}} \left(1 + \frac{10^6}{RQ} \right)}{1.1 + \frac{10^4}{RQ}}$$
 (bandpass)

$$\omega_0 = \sqrt{0.1 \, \omega_1 \, \omega_2}$$

$$Q = \begin{bmatrix} 1 + \frac{10^5}{RQ} \\ \frac{1}{1.1 + \frac{10^4}{R_{IN}}} \end{bmatrix} \sqrt{0.1 \frac{\omega_2}{\omega_1}}$$

$$RQ = \frac{10^5}{\frac{Q}{\sqrt{0.1 \frac{\omega_2}{P}}} \left(1.1 + \frac{10^4}{R_{IN}}\right) - 1}$$




FIGURE 5. Differential Input

d) Differential input (Figure 5) transfer function equa-

$$\frac{e_h}{e_{IN}} = \frac{s^2}{\frac{10^4}{R_{IN2}}}$$

$$\frac{e_b}{e_{1N}} = \frac{-s \omega_1}{R_{1N2}}$$

$$\frac{e_{\ell}}{e_{\mathsf{IN}}} = \frac{\omega_1 \, \omega_2}{\frac{10^4}{\mathsf{R}_{\mathsf{IN}2}}}$$

$$\omega_1 = \frac{10^9}{R_{F1}} \qquad \qquad \omega_2 = \frac{10^9}{R_{F2}}$$

where
$$\Delta = s^2 + s \ \omega_1 \left[\begin{array}{c} 1.1 + \frac{10^4}{R_{1N2}} \\ \\ 1 + \frac{10^5}{RO} + \frac{10^5}{R_{1N1}} \end{array} \right] + 0.1 \ \omega_1 \ \omega_2$$

$$\frac{e_{\ell}}{e_{1N}}\Big|_{s\to 0} = \frac{10^5}{R_{1N2}}$$

$$\frac{e_h}{e_{IN}}\Big|_{s\to\infty} = \frac{10^4}{R_{IN2}}$$

$$\frac{e_b}{e_{1N}}\bigg|_{\omega = \omega_0} = \frac{\frac{10^4}{R_{1N2}} \left(1 + \frac{10^5}{R_{1N1}} + \frac{10^5}{RQ}\right)}{\left(1.1 + \frac{10^4}{R_{1N2}}\right)}$$

$$Q = \begin{bmatrix} 1 + \frac{10^5}{RQ} + \frac{10^5}{R_{\rm IN1}} \\ \frac{1}{1.1 + \frac{10^4}{R_{\rm IN2}}} \end{bmatrix} \sqrt{0.1 \frac{\omega_2}{\omega_1}} .$$

$$RQ = \frac{10^{5}}{\sqrt{0.1 \frac{\omega_2}{R_{1N2}}}} \left(1.1 + \frac{10^4}{R_{1N2}} \right) - 1 - \frac{10^5}{R_{1N1}}$$

14

Applications Information (Continued)




FIGURE 6. Output Notch Using All Four Amplifiers

e) Output notch (Figure 6) transfer function equations are:

are:
$$\frac{e_n}{e_{iN}} = \frac{(s^2 + \omega_Z^2)}{e_{iN}} \left[\frac{\frac{1.1}{1 + \frac{R_{iN}}{10^5} + \frac{R_{iN}}{R\Omega}}}{\frac{1.1}{1 + \frac{10^5}{R\Omega} + \frac{10^5}{R_{iN}}}} \right] + \frac{R_g}{R_h}$$

$$\omega_1 = \frac{10^9}{R_{F1}}$$
 $\omega_2 = \frac{10^9}{R_{F2}}$ $\omega_0 = \sqrt{0.1 \, \omega_1 \, \omega_2}$

$$\omega_Z = \omega_0 \sqrt{\frac{10 R_h}{R_0}}$$

$$\begin{vmatrix} e_n \\ e_{IN} \end{vmatrix}_{s \to 0} = \frac{11}{\left(1 + \frac{R_{IN}}{10^5} + \frac{R_{IN}}{RQ}\right)} \frac{R_g}{R_{\chi}}$$

$$\begin{vmatrix} e_n \\ e_{JN} \end{vmatrix}_{s \to \infty} = \frac{1.1}{\left(1 + \frac{R_{JN}}{10^5} + \frac{R_{JN}}{RQ}\right)} \frac{R_g}{R_h}$$

$$\frac{e_n}{e_{1N}}\Big|_{\omega = \omega_2} = 0$$




FIGURE 7. Input Notch Using Three Amplifiers

j) Input notch (Figure 7) transfer function equations are:

$$\frac{e_n - \frac{C_z}{10^{-9}} \left[s^2 + \omega_z^2 \right]}{e_{1N}}$$

$$s^2 + s \omega_1 \left[\frac{1.1 RQ}{10^5 + RQ} \right] + \omega_0^2$$

$$\omega_1 = \frac{10^9}{R_{F1}}$$
 $\omega_2 = \frac{10^9}{R_{F2}}$

$$\omega_{Z} = \omega_{0} \sqrt{\frac{RF2 \times 10^{-9}}{R_{2} C_{2}}} \qquad \omega_{0} = \sqrt{0.1 \omega_{1} \omega_{2}}$$

$$\frac{e_n}{e_{IN}}\Big|_{C} = -\frac{R_{F2}}{R_Z}$$

$$\frac{e_n}{e_{JN}} = -\frac{C_Z}{10^{-9}}$$




FIGURE 8. Allpass

g) Allpass (Figure 8) transfer function equations are:

$$\frac{e_{o}}{e_{IN}} = -\left[\frac{s^{2} - s \omega_{1}}{2 + \frac{R_{IN}}{RQ}} + \omega_{0}^{2} \right]$$

$$\frac{e_{o}}{s^{2} + s \omega_{1}} \left[\frac{1.1}{2 + \frac{R_{IN}}{RQ}} + \omega_{0}^{2} \right]$$

$$Q = \frac{2 + \frac{10^5}{RQ}}{1.1} \sqrt{0.1 \frac{\omega_2}{\omega_1}}$$

$$\omega_1 = \frac{10^9}{R_{F1}} \qquad \omega_2 = \frac{10^9}{R_{F2}}$$

 $\omega_0 \approx \sqrt{0.1 \, \omega_1 \, \omega_2}$

Time delay at $\omega_0 = \frac{20}{\omega_0}$ seconds

FREQUENCY TUNING

To tune the AF100 two resistors are required for frequencies between 200 Hz and 10 kHz. For lower frequencies "T" tuning or addition of external capacitors

is required. Using external capacitors allows the user to go as low in frequency as he desires. "T" tuning and external capacitors can be used together.

Two resistor tuning for 200 Hz to 10 kHz

$$R_f = \frac{50.33 \times 10^6}{f_0} \Omega$$





FIGURE 9. Resistive Tuning



"T" resistive tuning for $\rm f_{\rm O} < 200~Hz$

$$R_s = \frac{{R_t}^2}{{R_f} - 2{R_t}}$$
 $R_t < \frac{{R_F}}{2}$





FIGURE 10. T Tuning



RC tuning for $f_{\rm O}$ \leq 200 Hz

$$R_f = \frac{0.05033}{f_0 (C + 1 \times 10^{-9})}$$





FIGURE 11. Low Frequency RC Tuning

Q TUNING

To tune the Q of an AF100 requires one resistor from pins 1 or 2 to ground. The value of the Q tuning resistor depends on the input connection and input resistance as well as the value of the Q. The Q of the unit is inversely proportional to resistance to ground at pin 1 and directly proportional to resistance to ground from pin 2.



For Q > Q_{MIN} in non-inverting mode:

$$RQ = \frac{10^5}{3.48Q - 1 - \frac{10^5}{R_{\text{tot}}}}$$





FIGURE 12. Q Tuning for $Q > Q_{MIN}$, Non-Inverting Input

GRAPH D. Q > Q_{MIN} , Non-Inverting Input



For ${\rm Q}<{\rm Q}_{\rm MIN}$ in non-inverting mode:

$$RQ = \frac{10^4}{0.3162 \cdot \left(1 + \frac{10^5}{R_{IN}}\right)} - 1.1$$





FIGURE 13. Q Tuning for Q < Q_{MIN}, Non-Inverting Input

GRAPH E. Q < Q_{MIN}, Non-Inverting Input




For any Q in inverting mode:

$$RQ = \frac{10^{5}}{3.16Q \left(1.1 + \frac{10^{4}}{R_{IN}}\right) - 1}$$

$$AF100$$

FIGURE 14. Q Tuning Inverting Input

GRAPH F. Q Tuning, Inverting Input



NOTCH TUNING

Two methods to generate notches are the RC input and lowpass/highpass summing. The RC input method requires adding a capacitor and resistor connected to the two integrator inputs. The capacitor connects to "Int 1" and the resistor connects to "Int 2." The output summing requires two resistors connected to the lowpass and highpass output.

For input RC notch tuning:

$$R_Z = \frac{R_F \times 10^{-9}}{C_Z} \quad \left(\frac{f_O}{f_Z}\right)^2$$

$$AF100$$


$$R_Z = \frac{13}{C_Z} \times 10^{-9}$$

$$R_Z = \frac{13}{C_Z} \times 10^{-9}$$

$$R_Z = \frac{13}{C_Z} \times 10^{-9}$$

$$R_Z = \frac{13}{C_Z} \times 10^{-9}$$

FIGURE 15, Input RC Notch



For output notch tuning:

$$R_{HP} = \left(\frac{f_z}{f_O}\right)^2 \frac{R_{LP}}{10}$$





FIGURE 16, Output Notch

14



TUNING TIPS

In applications where 2 to 3% accuracy is not sufficient to provide the required filter response, the AF100 stages can be tuned by adding trim pots or trim resistors in series or parallel with one of the frequency determining resistors and the Ω determining resistor.

When tuning a filter section, no matter what output configuration is to be used in the circuit, measurements are made between the input and the bandpass (pin 13) output.

Before any tuning is attempted the lowpass (pin 7) output should be checked to see that the output is not clipping. At the center frequency of the section the lowpass output is 10 dB higher than the bandpass output and 20 dB higher than the highpass. This should be kept in mind because if clipping occurs the results obtained when tuning will be incorrect.

Frequency Tuning

By adjusting the resistance between pins 7 and 13 the center frequency of a section can be adjusted. If the input is through pin 1 the phase shift at center frequency will be 180° and if the input is through pin 2 the phase shift at center frequency will be 0° . Adjusting center frequency by phase is the most accurate but tuning for maximum gain is also correct.

"Q" Tuning

The "Q" is tuned by adjusting the resistance between pin 1 or 2 and ground. Low Q tuning resistors will be from pin 2 to ground (Q < 0.6). High Q tuning resistors will be from pin 1 to ground. To tune the Q correctly the signal source must have an output impedance very much lower than the input resistance of the filter since the input resistance affects the Q. The input must be driven through the same resistance the circuit will see to obtain precise adjustment.

The lower 3 dB (45°) frequency, f_L , and the upper 3 dB (45°) frequency, f_H , can be calculated by the following equations:

$$f_{H} = \left(\frac{1}{2Q} + \sqrt{\left(\frac{1}{2Q}\right)^{2} + 1}\right) \times (f_{Q})$$

where fo = center frequency

$$f_L = \left(\sqrt{\left(\frac{1}{2Q}\right)^2 + 1} - \frac{1}{2Q} \right) \times (f_Q)$$

When adjusting the Q, set the signal source to either f_H or f_L and adjust for 45° phase change or a 3 dB gain change.

Notch Tuning

If a circuit has a jw axis zero pair the notch can be tuned by adjusting the ratio of the summing resistors (lowpass/highpass summing) or the input resistance (input RC).

In either case the signal is connected to the input and the proper resistor is adjusted for a null at the output.

Special Cases

When using the input RC notch the unit cannot be tuned through the normal input so an additional 100k resistor can be added at pin 1 and the unit can be tuned normally. Then the 100k input resistor should be grounded and the notch tuned through the normal RC input.

An alternative way of tuning is to tune using the Q resistor as the input. This requires the Q resistor be lifted from ground and connecting the signal source to the normally grounded end of the Q resistor. This has the problem that when the Q resistor is grounded after tuning, its value is decreased by the output impedance of the source. This technique has the advantage of not requiring an additional resistor.

TUNING PROCEDURE (See Figure 17)

Center Frequency Tuning

Set oscillator to center frequency desired for the filter section, adjust amplitude and check that clipping does not occur at the lowpass output pin 5 (AF100J).

Adjust the resistance between pins 13 and 7 until the phase shift between input and bandpass output is 180° .

Q Tuning

Set oscillator to upper or lower 45° frequency (see tuning tips) and tune the Q resistor until the phase shift is 135° (upper 45° frequency) or 225° (lower 45° frequency).

Zero Tuning

Set the oscillator output to the zero frequency and tune the zero resistor for a null at the output of the summing amplifier.

Gain Adjust

Set the oscillator to any desired frequency and the gain can be adjusted by measuring the output of the summing amplifier and adjusting the feedback resistance.




FIGURE 17. Filter Tuning Setup




FIGURE 18. Single Power Supply Connection Using Uncommitted Amplifier to Split Supply






FIGURE 19. Single Power Supply Connection Using Resistive Dividers







STAGE 2

F_C = 989.3 Hz
Q = 28.34
F_Z = 1007.8 Hz


FIGURE 20, 1010 Hz Notch-Telephone Holding Tone Reject Filter

FILTER DESIGN

Since most filter tables are in terms of a normalized lowpass prototype, the filter to be designed is usually reduced to a lowpass prototype. After the lowpass

transfer function is found, it is transformed to obtain the transfer function for the actual filter desired. *Graph I* shows the lowpass amplitude response which can be defined by four quantities.

GRAPH I. Lowpass Prototype Response



A_{MAX} = the maximum peak to peak ripple in the passband.

A_{MIN} = the minimum attenuation in the stopband.


f_C = the passband cutoff frequency.

f_S = the stopband start frequency.

By defining these four quantities for the lowpass prototype the normalized pole and zero locations and the Q (quality) of the poles can be determined from tables or by computer programs.

To obtain the lowpass prototype for the highpass filter (*Graph J*) A_{MAX} and A_{MIN} are the same as for the lowpass case but $f_C = 1/f_2$ and $f_S = 1/f_1$.

GRAPH J. Highpass Response




To obtain the lowpass prototype for a bandpass filter ($Graph\ K$) A_{MAX} and A_{MIN} are the same as for the lowpass case but

$$f_C = 1 f_S = \frac{f_5 - f_1}{f_4 - f_2}$$

where $f_3 = \sqrt{f_1 f_5} = \sqrt{f_2 f_4}$ i.e. geometric symmetry

 $f_5 - f_1 = A_{MIN}$ bandwidth $f_4 - f_2 = Ripple$ bandwidth

GRAPH K. Bandpass Response




To obtain the lowpass prototype for the notch filter ($Graph\ L$) A_{MAX} and A_{MIN} are the same as for the lowpass case and

$$f_C = 1$$
 $f_S = \frac{f_5 - f_1}{f_4 - f_2}$

where $f_3 = \sqrt{f_1 f_5} = \sqrt{f_2 f_4}$

GRAPH L. Notch Response



Normalized Lowpass Transformed To Un-Normalized Lowpass

The normalized lowpass filter has the passband edge normalized to unity. The un-normalized lowpass filter instead has the passband edge at $f_{\rm C}$. The normalized and un-normalized lowpass filters are related by the transformation $s=s\omega_{\rm c}$. This transforms the normalized passband edge s=j to the un-normalized passband edge $s=j\omega_{\rm C}$.

Normalized Lowpass Transformed To Un-Normalized Highpass

The transformation that can be used for lowpass to highpass is S = $\omega_{\rm C}$ /s. Since S is inversely proportional to s, the low frequency and high frequency responses are interchanged. The normalized lowpass 1/(S² + S/Q+1) transforms to the un-normalized highpass

$$\frac{s^2}{s^2 + \frac{\omega_C}{\Omega}s + \omega_C^2}$$

Normalized Lowpass Transformed To Un-Normalized Bandpass

The transformation that can be used for lowpass to bandpass is $S = (s^2 + \omega_0^2)$ BWs where ω_0^2 is the center frequency of the desired bandpass filter and BW is the ripple bandwidth.

Normalized Lowpass Transformed To Un-Normalized Bandstop (Or Notch)

The bandstop filter has a reciprocal response to a bandpass filter. Therefore a bandstop filter can be obtained by first transforming the lowpass prototype to a highpass and then performing the bandpass transformation.

SELECTION OF TRANSFER FUNCTION

The selection of a function which approximates the shape of the response desired is a complicated process. Except in the simplest cases it requires the use of tables or computer programs. The form of the transfer function desired is in terms of the pole and zero locations. The most common approximations found in tables are Butterworth, Tschebycheff, Elliptic, and Bessel. The decision as to which approximation to use is usually a function of the requirements and system objectives. Butterworth filters are the simplest but have the disadvantage of requiring high order transfer functions to obtain sharp roll-offs.

The Tschebycheff function is a min/max approximation in the passband. This approximation has the property that it is equiripple which means that the error oscillates between maximums and minimums of equal amplitude in the passband. The Tschebycheff approximation, because of its equiripple nature, has a much steeper transition region than the Butterworth approximation.

The elliptic filter, also known as Cauer or Zolotarev filters, are equiripple in the passband and stopband and have a steeper transition region than the Butterworth or the Tschebycheff.

For a specific lowpass filter three quantities can be used to determine the degree of the transfer function: the maximum passband ripple, the minimum stopband attenuation, and the transition ratio (tr = $\omega_{\rm S}/\omega_{\rm C}$). Decreasing $A_{\rm MAX}$, increasing $A_{\rm MIN}$, or decreasing tr will increase the degree of the transfer function. But for the same requirements the elliptic filter will require the lowest order transfer function. Tables and graphs are available in reference books such as "Reference Data for Radio Engineers," Howard W. Sams & Co., Inc., 5th Edition, 1970 and Erich Christian and Egon Eisenmann, "Filter Design Tables and Graphs," John Wiley and Sons, 1966.

For specific transfer functions and their pole locations such text as Louis Weinberg, "Network Analysis and Synthesis," McGraw Hill Book Company, 1962 and Richard W. Daniels, "Approximation Methods for Electronic Filter Design," McGraw-Hill Book Company, 1974, are available.

DESIGN OF CASCADED MULTISECTION FILTERS

The first step in designing is to define the response required and define the performance specifications:

- Type of filter: Lowpass, highpass, bandpass, notch, allpass
- 2. Attenuation and frequency response
- Performance
 Center frequency/corner frequency plus tolerance and stability

Insertion loss/gain plus tolerance and stability

Source impedance

Load impedance

Maximum output noise

Power consumption

Power supply voltage

Dynamic range

Maximum output level

Second step is to find the pole and zero location for the transfer function which meet the above requirements. This can be done by using tables and graphs or network synthesis. The form of the transfer function which is easiest to convert to a cascaded filter is a product of first and second order terms in these forms:


First Order	Second Order	
$\frac{K}{s + \omega_R}$	$\frac{K}{s^2 + \frac{\omega_0}{Q}s + {\omega_0}^2}$	(low pass)
$\frac{Ks}{s + \omega_R}$	$\frac{Ks^2}{s^2 + \frac{\omega_0}{Q}s + \omega_0^2}$	(highpass)
	$\frac{Ks}{s^2 + \frac{\omega_0}{Q}s + \omega_0^2}$	(bandpass
	$\frac{K(s^2 + \omega_Z^2)}{s^2 + \frac{\omega_0}{Q}s + \omega_0^2}$	(notch)
	$\frac{s^2 - \frac{\omega_0}{Q}s + \omega_0^2}{s^2 + \frac{\omega_0}{Q}s + \omega_0^2}$	(allpass)

Each of the second order functions is realizable by tuning an AF100 stage. By cascading these stages the desired transfer function is realized.

CASCADING SECOND ORDER STAGES


The primary concern in cascading second order stages is to minimize the maximum difference in amplitude from input to output over the frequencies of interest. A computer program is probably required in very complicated cases but some general rules that can be used that will usually give satisfactory results are:





14

- The highest "Q" pole pair should be paired with the zero pair closest in frequency.
- If highpass and lowpass stages are cascaded the lowpass sections should be the higher frequency and highpass sections the lower frequency.
- 3. In cascaded filters of more than two sections the first section should be the section with "Q" closest to 0.707 and then additional stages should be added in order of least difference between first stage Q and their Q.



Lowpass Elliptic Filter





FIGURE 21. Lowpass Elliptic Filter Example







FIGURE 22. Switchable Filter Example: 500 Hz/1000 Hz Butterworth Lowpass






FIGURE 23. EEG Delta Filter-3 Hz Lowpass




FIGURE 25. Test Circuit Block Diagram

COMPUTER AIDED DESIGN EXAMPLE*

This design is an example of a 60 Hz notch filter. The response is to have the following specifications:

Maximum passband ripple 0.1 dB

Minimum rejection 35 dB

0.1 dB bandwidth 15 Hz max

-35 dB bandwidth 1.5 Hz min

The steps in the design of this filter are:

- 1. Design a lowpass "prototype" for the filter.
- 2. Transformation of the lowpass prototype into a notch filter design.
- Using the pole and zero locations found in step two calculate the value of the resistors required to build the filter.
- 4. Draw a schematic of filter using values obtained in step three.

PROGRAM NO. 1

RUN

THIS PROGRAM DESIGNS BUTTERWORTH CHEBYCHEFF OR ELLIPTIC NORMALIZED LOWPASS FILTERS WHAT TYPE OF FILTER? B-C-E

ELLIPTIC

DO YOU KNOW THE ORDER OF THE FILTER ? Y/N ? NO

INPUT FC,FS,AMAX,AMIN

17 10/11/00	
FC	1.000
FS	10.000
AMAX	.100
AMIN	35.000
N	2.000
ATT AT EC	- 2F 674

ATT AT FS -35.671 (ATTENUATION IN dB) IS THIS SATISFACTORY ? Y/N

? YES

F Q .775 (Line 1.2) Z 14.124 (Line 1.3)

^{*}Computer programs shown are user interactive. Underlined copy is user input, non-underlined copy is computer response, and line indications in parenthesis are included for easy identification of data common to several programs.

PROGRAM NO. 2

(DETERMINES UN-NORMALIZED POLE + ZERO LOCATIONS OF FIRST SECTION) (DATA ENTERED FROM PROGRAM NO. 1)

RUN
WHAT TYPE FILTER BANDPASS OR NOTCH
? NOTCH
ENTER # OF POLE PAIRS? 1

ENTER # OF JW AXIS ZEROS? 1

ENTER # OF REAL POLES? Q

ENTER # OF ZEROS AT ZERO? 0

ENTER # OF COMPLEX ZEROS? 0

ENTER # OF REAL ZEROS? 0

ENTER F & Q OF EACH POLE PAIR
? 1.823, .775 (FROM LINE 1.1 AND LINE 1.2)

ENTER VALUES OF JW AXIS ZEROS ? 14.124 (FROM LINE 1.3)

ENTER FREQUENCY SCALING FACTOR

? 1
ENTER THE # OF FILTERS TO BE DESIGNED

? 1
ENTER THE C.F. AND BW OF EACH FILTER

? 60, 15

OUTPUT OF PROGRAM NO. 2 TRANSFORMED POLE/ZERO LOCATIONS FIRST SECTION

POLE LOCATIONS CENTER FREQ.

56.93601 (From Line 2.3) 11.31813 (From Line 2.4) 63.228877 (From Line 2.5) 11.31813 (From Line 2.6) JW AXIS ZEROS

0

59.471339 (From Line 2.1) 60.533361 (From Line 22

PROGRAM NO. 3 (CHECK OF FILTER RESPONSE USING PROGRAM NO. 2 DATA BASE)

RUN

NUMERATOR (ZEROS)

A(I)S \(2+R(I)S+Z(I) \(\) 2 1 0 59.471339

1 0 59.471339 1 0 60.533361 (From Line 2.1) (From Line 2.2)

REAL POLE

COMPLEX POLE PAIRS

F Q 1 56.93601 11.31813 (From Lines 2.3 and 2.4) 2 63.228877 11.31813 (From Lines 2.5 and 2.6)

RUN					*				
FREQUEN	NCY NOR. GAIN (DB)	PHASE	DELAY	NOR. DELAY	FREQUENCY	NOR. GAIN (DB)	PHASE	DELAY	NOR. DELAY
40.000 45.000 50.000 55.000 56.000 57.000 58.200 58.400 58.600 58.800	.032 .060 .100 795 -2.298 -5.813 -12.748 -14.740 -17.032 -19.722	347.69 342.20 330.70 290.54 270.61 245.51 220.19 215.54 211.06 206.76 202.61	.002275 .004107 .009983 .046620 .063945 .072894 .065758 .063369 .060979 .058692 .056588	5.847169 8.749738 21.268142 99.324027 136.234562 155.299278 140.096912 135.006390 129.914831 125.043324 120.561087	60.600 60.800 61.200 61.200 61.400 61.600 62.000 63.000 64.000 65.000	-47.102 -33.650 -27.577 -23.418 -20.198 -17.554 -15.308 -13.362 -6.557 -2.936 -1.215	169.17 165.48 161.72 157.87 153.92 149.85 145.65 141.33 118.23 95.30 76.38	.050801 .051677 .052809 .055712 .0557391 .059136 .060869 .065975 .059402 .045424	108.232021 110.096278 112.508334 115.403169 118.694436 122.270086 125.989157 129.681062 140.559984 126.556312 96.774832
59.000 59.200 59.400 59.600 59.800 60.00 60.200 60.400	-27.172 -33.235 -46.300 -42.909 -36.897 -35.567 -36.887	198.60 194.72 190.94 7.24 3.60 360.00 356.41 352.81	.054724 .053139 .051856 .050888 .050242 .049916 .049907	116.589928 113.212012 110.478482 108.417405 107.040235 106.346516 106.326777 106.963750	66.000 67.000 70.000 75.000 80.000 85.000 90.000	463 138 .091 .085 .060 .043	62.43 52.44 35.43 23.44 17.80 14.50 12.31	.032614 .023498 .010452 .004250 .002310 .001460 .001011	69.484716 50.062947 22.267368 9.054574 4.921727 3.110493 2.154297

FC= 56.93601

PROGRAM NO. 4 DESIGN OF FIRST SECTION

> RUN
WHICH FILTER AF100 -J OR G ?
? J
WHAT TYPE OF FILTER SECTION? HIGHPASS-BANDPASS-LOWPASS-NOTCH-ALLPASS ? NOTCH
INPUT FC AND Q VALUES
? 56.93601, 11.31813 (FROM LINES 2.3 AND 2.4)
INPUT REAL POLE AND CAPACITOR VALUES IF NONE ENTER 0
? 0
INPUT ZERO LOCATION
? 59.471339 (FROM LINE 2.1)
ARE TUNING INSTRUCTIONS REQUIRED ?
? YES

TUNING INSTRUCTION

F(H-3DB) = 59.506798

PHASE SHIFT FROM INPUT TO PIN 13 SHOULD BE 180 DEG. AT 56.93601 HZ. IF TUNING IS REQUIRED, RF2 FROM PINS 7 TO 13 SHOULD BE ADJUSTED. PHASE SHIFT FROM INPUT TO PIN 13 SHOULD BE 135 DEG. AT 59.506798HZ. OR 225 DEG. AT 54.476284 HZ. IF TUNING IS REQUIRED RQ FROM 1 OR 2 TO GROUND SHOULD BE ADJUSTED GAIN AT PIN 11 AT 59.471339 SHOULD BE 0 IF NOT ADJUST RHP FROM PIN 3 TO 10 FOR NULL

Q= 11.31813 $F(L-3DB) \approx 54.476284$

		. (2 025) 01:170204	33.300730
GAIN AT F⟩⟩ FC=	.00DB		
FUNCTION		CONNECTION	VALUE OF EXTERNAL
RIN	FROM INPUT	TO 1	RESISTORS IN OHMS 100000,000
RQ	1	GND	2675.931
RF1	3	14	883960.996
RF2	7	13	883960.996
RLP	5	10	100000.000
RHP	3	10	10910.418
RG	10	11	357910.697
*V			
· · ·		4	
V		12	
GND		9	
GND		6	
OUTPUT	PIN 11	•	

FC= 63.228877

PROGRAM NO. 4 DESIGN OF SECOND SECTION

WHAT TYPE OF FILTER SECTION? HIGHPASS-BANDPASS-LOWPASS-NOTCH-ALLPASS? NOTCH
INPUT FC AND Q VALUES
? 63.228877, 11.31813 (FROM LINES 2.5 AND 2.6)
INPUT REAL POLE AND CAPACITOR VALUES IF NONE ENTER 0
? 0
INPUT ZERO LOCATION
? 60.533361 (FROM LINE 2.2)
ARE TUNING INSTRUCTIONS REQUIRED ?
? YES


TUNING INSTRUCTION

PHASE SHIFT FROM INPUT TO PIN 13 SHOULD BE 180 DEG. AT 63.228877 HZ. IF TUNING IS REQUIRED RF2 FROM PINS 7 TO 13 SHOULD BE ADJUSTED PHASE SHIFT FROM INPUT TO PIN 13 SHOULD BE 135 DEG. AT 66.083802 HZ. OR 225 DEG. AT 60.497289 HZ. IF TUNING IS REQUIRED RQ FROM 1 OR 2 TO GROUND SHOULD BE ADJUSTED GAIN AT PIN 11 AT60.533361 SHOULD BE 0 IF NOT ADJUST RHP FROM PIN 3 TO 10 FOR NULL

 $Q= 11.31813 \quad F(L-3DB) = 60.497289$

F (H-3DB) = 66.083802

PC- 03.220011	Q- 11.31013	1 (2-300) 00:407200	000, 00.10001
GAIN AT F (< FC=	.00DB		
FUNCTION		NNECTION	VALUE OF EXTERNAL RESISTORS IN OHMS
RIN	FROM INPUT	TO 1	100000.000
RQ	1	GND	2675.931
RF1	3	14	795984.596
RF2	7	, 13	795984.596
RLP	5	10	100000.000
RHP	3	10	9165.552
RG	10	11	328044.920
+V		4	
-V		12	
GND		9	
GND		6	
OUTPUT	PIN 11		






FIGURE 26. Implementation of a 60 Hz Notch From Computer Calculations

DEFINITION OF TERMS

 f_L

BW

Ν

A_{MAX}	Maximum passband peak-to-peak ripple
AMIN	Minimum stopband loss
f_Z	Frequency of jw axis pair
f_O	Frequency of complex pole pair
Q	Quality of pole
f_C	Passband edge
f_S	Stopband edge
AHP	Gain from input to highpass output
ABP	Gain from input to bandpass output
ALP	Gain from input to lowpass output
A_{AMP}	Gain from input to output of amplifier
R_f	Pole frequency determining resistance
R_z	Zero Frequency determining resistance
R_{Q}	Pole Quality determining resistance
f _H	Frequency above center frequency at which the gain decreases by 3 dB for a bandpass filter

The bandwidth of a bandpass filter

Frequency below center frequency at which the gain decreases by 3 dB for a bandpass filter

Order of the denominator of a transfer function

BIBLIOGRAPHY:

R. W. Daniels: "Approximation Methods for Electronic Filter Design," McGraw-Hill Book Co., New York, 1974

G. S. Moschytz: "Linear Integrated Networks Design," Van Norstrand Reinhold Co., New York, 1975

E. Christian and E. Eisenmann, "Filter Design Tables and Graphs," John Wiley & Sons, New York, 1966

A. I. Zverev, "Handbook of Filter Synthesis," John Wiley & Sons, New York, 1967

Burr-Brown Research Corp., "Handbook of Operational Amplifier Design and Applications," McGraw-Hill Book Co., New York, 1971

AF150 Universal Wideband Active Filter

General Description

The AF150 wide band active filter is a general second order lumped RC network. Only four external resistors are required to program the AF150 for specific second order functions. Low pass, high pass and band pass functions are available simultaneously at separate outputs. Notch and all pass functions can be formed by summing the outputs with an external amplifier. Higher order filters are realized by cascading AF150 active filters with appropriate programming resistors.


Any of the classical filter configurations, such as Butterworth, Bessel, Cauer and Chebyshev can be formed.

Features

- Independent Q, frequency, gain adjustments
- Low sensitivity to external component variation
- Separate low pass, high pass, band pass outputs
- Inputs may be differential, inverting or non-inverting
- All pass and notch outputs may be formed
- Operates to 100 kHz
- Q range to 500
- Power supply range
- ±5V to ±18V ±1% unadjusted

- High accuracy
- Q frequency product
- 2 x 10⁵

Connection Diagram



Ceramic Dual-In-Line Package HY13A AF150-1CJ AF150-2CJ

*Note: Internally connected. DO NOT USE.

Absolute Maximum Ratings

Supply Voltage ±18V
Power Dissipation (Note 1) 900 mW/Package (500 mW/Amp)

Differential Input Voltage ±36V
Output Short-Circuit Duration (Note 1) Infinite

Operating Temperature -25°C to +85°C

Storage Temperature $-25^{\circ}\text{C to} + 100^{\circ}\text{C}$ Lead Temperature (Soldering, 10 seconds) 300°C

Electrical Characteristics Specifications apply for V_S = ±15V, over -25°C to +85°C unless otherwise specified.

SYMBOL	PARAMETER	CONDITIONS	MIN	TYP	MAX	UNITS
	Frequency Range	$f_{C} \times Q \le 2 \times 10^{5}$			100k	Hz
	Q Range	$f_{c} \times Q \le 2 \times 10^{5}$			500	Hz/Hz
	fo Accuracy				<u> </u>	
	AF150-1J	$f_{\rm C} \times Q \le 5 \times 10^4$, $T_{\rm A} = 25^{\circ} {\rm C}$			±2.5	%
	AF150-2J	$f_{\rm C} \times {\rm Q} \le 5 \times 10^4$, $T_{\rm A} = 25^{\circ}{\rm C}$			±1.0	%
$\Delta f_O/\Delta T$	fo Temperature Coefficient			±50	±150	ppm/°C
	Q Accuracy	$f_C \times Q \le 5 \times 10^4$, $T_A = 25^{\circ}C$			±7.5	%
$\Delta Q/\Delta T$	Q Temperature Coefficient			±300	±750	ppm/°C
PSRR	Power Supply Rejection Ratio	a ·	80	100		dB
CMRR	Common-Mode Rejection		80	100		dB
los	Input Offset Current	T _j = 25°C		3	50	- pA
IB	Input Bias Current	T _j = 25°C		30	200	pΑ
VCM	Input Common-Mode Voltage Range	V _S = ±15V	±11	±12		V
Is	Power Supply Current	V _S = ±15V, T _A = 25°C	:	15	30	mΑ

Note 1: Any of the amplifier's outputs can be shorted to ground indefinitely; however, more than one should not be simultaneously shorted as the maximum package power dissipation will be exceeded.

Applications Information

CIRCUIT DESCRIPTION AND OPERATION

A schematic of the AF150 is shown in *Figure 1*. Amplifier A1 is a summing amplifier with inputs from integrator A2 to the non-inverting input and integrator A3 to the inverting input.

By adding external resistors the circuit can be used to generate the second order transfer function:

$$T(s) = \frac{a_3s^2 + a_2s + a_1}{s^2 + b_2s + b_1}$$

The denominator coefficients determine the complex pole pair location and the quality of the poles where

$$\omega_0 = \sqrt{b_1}$$
 = the radian center frequency

$$Q = \frac{\omega_0}{b_2}$$
 = the quality of the complex pole pair

If the output is taken from the output of A1, numerator coefficients a1 and a2 equal zero, and the transfer function becomes:

$$T(s) = \frac{a_3 s^2}{s^2 + \frac{\omega_0}{Q} s + \omega_0^2}$$
 (high pass)

If the output is taken from the output of A2, numerator coefficients a1 and a3 equal zero and the transfer function becomes:

$$T(s) = \frac{a_2s}{s^2 + \frac{\omega_0}{O} s + \omega_0^2}$$
 (band pass)




FIGURE 1. AF150 Schematic

If the output is taken from the output of A3, numerator coefficients ag and ag equal zero and the transfer function becomes:

$$T(s) = \frac{a_1}{s^2 + \frac{\omega_0}{O} s + \omega_0^2}$$
 (low pass)

Using an external op amp and the proper input and output connections, the circuit can also be used to generate the transfer functions for a notch and all pass filter.

In the transfer function for a notch function ag becomes zero, ag equals ω_z^2 and ag equals 1. The transfer function becomes:

$$T(s) = \frac{s^2 + \omega_z^2}{s^2 + \frac{\omega_o}{Q} s + \omega_o^2}$$
 (notch)

In the all pass transfer function a3 = 1, a2 = $-\omega_0/Q$ and a1 = ω_0^2 . The transfer function becomes:

$$T(s) = \frac{s^2 - \frac{\omega_0}{Q} s + \omega_0^2}{s^2 + \frac{\omega_0}{Q} s + \omega_0^2}$$
 (all pass)

The relationships between the generalized coefficients and the external resistors will be found in the appendix. It is not, however, necessary to use these theoretical, if not "messy", equations to solve for the proper external resistor values. In general, it is assumed that the user has knowledge of the frequency and O of the specific filter he is designing. For higher order filters of various types, the reader is directed to any of the available texts on filters (see bibliography) for information and tables concerning the location of the poles and zeros. Once the specifics of the filter are found from the tables, it is simply a matter of cascading the sections with proper attention to some general guidelines which are included later in the application section.

The following discussion gives a step-by-step procedure for designing filters with several examples given for clarity.

FREQUENCY TUNING

Two equal value frequency setting resistors are required for frequencies above 1 kHz. For lower frequencies, T tuning or the addition of external capacitors is required. Using external capacitors allows the user to go as low in frequency as he desires. T tuning and external capacitors can be used together.

Two resistor tuning for 1 kHz to 100 kHz

$$R_{f} = \frac{228.8 \times 10^{6}}{f_{\Omega}} \Omega \tag{1}$$





FIGURE 2. Resistive Tuning

GRAPH A. Resistive Tuning



14

T resistive tuning for $f_0 < 1 \text{ kHz}$

$$R_S = \frac{R_T^2}{R_f - 2 R_T} \tag{2}$$

Rf from equation 1.





FIGURE 3. T Tuning

GRAPH B. T Tuning



If external capacitors are used for $f_{\rm O} < 1~{\rm kHz}$, then equation 3 should be used.

$$R_{f} = \frac{0.05033}{f_{o} (C + 220 \times 10^{-12})} \Omega$$
 (3)




FIGURE 4. Low Frequency RC Tuning

Q DETERMINATION

Setting the Q requires one resistor from either pin 1 or pin 2 to ground. The value of the Q setting resistor depends on the input connection and input resistance as well as the value of the Q. The Q will be inversely proportional to the resistance from pin 1 to ground and directly proportional to resistance from pin 2 to ground.


NON-INVERTING CONNECTION*

To determine the Q resistor, choose a value of input resistor, R_{IN} , (Figures 5 and 6) and calculate Q_{MIN} (graph C).

$$Q_{MIN} = \frac{1 + \frac{10^4}{R_{IN}}}{3.48}$$

If the Q required in the circuit is greater than Ω_{MIN} , use the circuit configuration shown in Figure 5 and equation 4 to calculate R_Q , the Q resistor. If the Q of the circuit is less than Ω_{MIN} , use the circuit configuration shown in Figure 6 and equation 5.





^{*}The discussion of "non-inverting" and "inverting" has to do with the phase relationship between the input port and the low pass output port. Refer to Figure 1 for other output port phase relationships.

For Q > QMIN in non-inverting mode:

$$R_{Q} = \frac{10^{4}}{3.48Q - 1 - \frac{10^{4}}{R_{CO}}} \qquad \Omega \tag{4}$$





FIGURE 5. Q Tuning for Q > Q_{MIN}, Non-Inverting Input

GRAPH D. R_Q for Q > Q_{MIN}, Non-Inverting Input



For Q < Q_{MIN} in non-inverting mode:

$$R_{Q} = \frac{2 \times 10^{3}}{\left(1 + \frac{10^{4}}{R_{IN}}\right)} \Omega$$
 (5)





FIGURE 6. Q Tuning for Q < Q_{MIN}, Non-Inverting Input

GRAPH E. R_Q for Q < Q_{MIN}, Non-Inverting Input



INVERTING CONNECTION*

For any Q in inverting mode:

$$R_{Q} = \frac{10^{4}}{3.16Q \left(1.1 + \frac{2 \times 10^{3}}{R_{IN}}\right) - 1} \qquad (6)$$





FIGURE 7. Q Tuning, Inverting Input

GRAPH F. Q Tuning,




*The discussion of "non-inverting" and "inverting" has to do with the phase relationship between the input port and the low pass output port. Refer to Figure 1 for other output port phase relationships.

DESIGN EXAMPLE

Non-Inverting Band Pass Filter

Center frequency 38 kHz = f_0 , 10 Hz/Hz = Q, 10k = R_{1N} .



Using equation 1

$$R_f = \frac{228.8 \times 10^6}{f_0} \Omega$$

$$R_f = \frac{228.8 \times 10^6}{38 \times 10^3} = 6020\Omega$$

14

Using equation 6

$$R_{Q} = \frac{10^{4}}{3.16Q \left(1.1 + \frac{2 \times 10^{3}}{R_{IN}}\right) - 1} \Omega$$

 $R_0 = 250\Omega$

From equation 33, the center frequency gain is found to be 6.3 V/V (16 dB). If the center frequency gain is to be adjusted, equation 33 can be solved for RQ in terms of R $_{IN}$ and this substituted into equation 6 to find the required R $_{IN}$ and R $_{Q}$.

NOTCH FILTERS

Notches can be generated by two simple methods: using RC input (Figure 8) or low pass/high pass summing (Figure 9). The RC input method requires adding a capacitor to pin 14 and a resistor connects to pin 7. The summing method requires two resistors connected to the low pass and high pass output.

The difference between the two possible methods of generating a notch is that the capacitor connection requires a high quality precision capacitor and the gain of the circuit is difficult to adjust because the gain and zero location are both dependent on Cz and Rz. The amplifier summing method requires 3 precision resistors and an external operational amplifier. However, the gain can be adjusted independent of the notch frequency.

For input RC notch tuning:

$$R_Z = \frac{C_Z R_f \times 10^{12}}{220} \left(\frac{f_0}{f_z}\right)^2 \qquad \qquad (7)$$

f_z = frequency of notch (zero location)





FIGURE 8. Input RC Notch

GRAPH G. Input RC Notch



For the low pass/high pass summing technique,

$$R_{h} = \left(\frac{f_{z}}{f_{o}}\right)^{2} \frac{R_{L}}{10} \tag{8}$$





FIGURE 9. Output Notch


GRAPH H. Output Notch



DESIGN EXAMPLE

19 kHz notch using RC input.

Center frequency 19 kHz f_O
Zero frequency 19 kHz f_Z



Applications Information

Using equation 1:

$$R_f = \frac{228.8 \times 10^6}{f_0} \Omega$$

$$R_f = 12,040\Omega$$

Using equation 4 with R_{IN} = ∞:

$$R_{Q} = \frac{10^{4}}{3.48Q - 1 - \frac{10^{4}}{R_{1N}}} \Omega$$

$$R_0 = 146\Omega$$

Using equation 7:

$$R_Z = \left(\frac{C_Z R_F \times 10^{12}}{220}\right) \left(\frac{f_o}{f_z}\right) \qquad \Omega$$

$$R_Z = 12,040\Omega$$

DESIGN EXAMPLE

19 kHz notch using low pass/high pass summing

Center frequency 19 kHz f₀ Zero frequency 19 kHz f₂

Using equation 1:

$$R_f = \frac{228.8 \times 10^6}{f_0}$$
 Ω

$$R_f = 12,040\Omega$$

Using equation 4, choose $R_{1N} = 10 \text{ k}\Omega$:

$$R_{Q} = \frac{10^{4}}{3.48Q - 1 - \frac{10^{4}}{R_{1N}}} \Omega$$

$$R_Q = 148\Omega$$

Using equation 8:

$$R_h = \left(\frac{f_Z}{f_O}\right)^2 - \frac{R_L}{10}$$

Choose $R_L = 20k$, then $R_h = 2k$

TRIALS, TRIBULATIONS AND TRICKS

Certainly, there is no substitute for experience when applying active filters, working with op amps or riding a bicycle. However, the following section will discuss some of the finer points in more detail, and hopefully alleviate some of the fears and problems that might be encountered.

TUNING TIPS

In applications where 2 to 3% accuracy is not sufficient to provide the required filter response, the AF150 stages can be tuned by adding trim pots or trim resistors in series or parallel with one of the frequency determining resistors and the O determining resistor.

When tuning a filter section, no matter what output configuration is to be used in the circuit, measurements are made between the input and the band pass (pin 13) output.


Before any tuning is attempted the low pass (pin 5) output should be checked to see that the output is not clipping. At the center frequency of the section the low pass output is 10 dB higher than the band pass output and 20 dB higher than the high pass. This should be kept in mind because if clipping occurs the results obtained when tuning will be incorrect.

Frequency Tuning

By adjusting the resistance between pins 7 and 13 the center frequency of a section can be adjusted. If the input is through pin 1 the phase shift at center frequency will be 180° and if the input is through pin 2 the phase shift at center frequency will be 0°. Adjusting center frequency by phase is the most accurate but tuning for maximum gain is also correct.

Q Tuning

The Q is tuned by adjusting the resistance between pin 1 or pin 2 and ground. Low Q tuning resistors will be from pin 2 to ground (Q < 0.6). High Q tuning resistors will be from pin 1 to ground. To tune the Q correctly, the signal source must have an output impedance very much lower than the input resistance of the filter since



the input resistance affects the Q. The input must be driven through the same resistance the circuit will see to obtain precise adjustment.

The lower 3 dB (45°) frequency, f_L , and the upper 3 dB (45°) frequency, f_H , can be calculated by the following equations:

$$f_{H} = \left(\frac{1}{2Q} + \sqrt{\left(\frac{1}{2Q}\right)^{2} + 1}\right) \times (f_{O})$$

where fo = center frequency

When adjusting the Q, set the signal source to either f_H or f_L and adjust for 45° phase change or a 3 dB gain change.

Notch Tuning

If a circuit has a jw axis zero pair the notch can be tuned by adjusting the ratio of the summing resistors (low pass/high pass summing) or the input resistance (input RC).

In either case the signal is connected to the input and the proper resistor is adjusted for a null at the output.

Special Cases

When using the input RC notch the unit cannot be tuned through the normal input so an additional 100k resistor can be added at pin 1 and the unit can be tuned normally. Then the 100k input resistor should be grounded and the notch tuned through the normal RC input.

An alternative way of tuning is to tune using the Ω resistor as the input. This requires the Ω resistor be lifted from ground and connecting the signal source to the normally grounded end of the Ω resistor. This has the problem that when the Ω resistor is grounded after tuning, its value is decreased by the output impedance of the source. This technique has the advantage of not requiring an additional resistor.

TUNING PROCEDURE

Center Frequency Tuning

Set oscillator to center frequency desired for the filter

section, adjust amplitude and check that clipping does not occur at the low pass output pin 5.

Adjust the resistance between pins 13 and 7 until the phase shift between input and band pass output is 180°.

Q Tuning

Set oscillator to upper or lower 45° frequency (see tuning tips) and tune the Q resistor until the phase shift is 135° (upper 45° frequency) or 225° (lower 45° frequency).


Zero Tuning

Set the oscillator output to the zero frequency and tune the zero resistor for a null at the output of the summing amplifier.

FILTER DESIGN

Since most filter tables are in terms of a normalized low pass prototype, the filter to be designed is usually reduced to a low pass prototype. After the low pass transfer function is found, it is transformed to obtain the transfer function for the actual filter desired. The low pass amplitude response which can be defined by four quantities, defined below:

Low Pass Response



AMAX = the maximum peak-to-peak ripple in the pass

band

AMIN = the minimum attenuation in the stop band


f_c = the pass band cutoff frequency

fs = the stop band start frequency

By defining these four quantities for the low pass prototype the normalized pole and zero locations and the Ω (quality) of the poles can be determined from tables or by computer programs.

To obtain the high pass from the low pass filter tables, AMAX and AMIN are the same as for the low pass case, but $f_C = 1/f_2$ and $f_S = 1/f_1$.






To obtain the band pass from the low pass filter tables, A_{MAX} and A_{MIN} are the same as for the low pass case, but

$$f_s = \frac{f_5 - f_1}{f_4 - f_2}$$

where f3 = $\sqrt{f_1 \cdot f_5}$ = $\sqrt{f_2 \cdot f_4}$ i.e., geometric symmetry

$$f_4 - f_2 = Ripple bandwidth$$

Band Pass Response




To obtain the notch from the low pass filter tables, AMAX and AMIN are the same as for the low pass case and

$$f_C = 1$$
, $f_S = \frac{f_S - f_1}{f_4 - f_2}$

where
$$f_3 = \sqrt{f_1 \cdot f_5} = \sqrt{f_2 \cdot f_4}$$

Notch Response



Normalized Low Pass Transformed to Un-Normalized Low Pass

The normalized low pass filter has the pass band edge normalized to unity. The un-normalized low pass filter instead has the pass band edge at f_C . The normalized and un-normalized low pass filters are related by the transformation $s=s\omega_C$. This transforms the normalized pass band edge s=j to the un-normalized pass band edge $s=j\omega_C$.

Normalized Low Pass Transformed to Un-Normalized High Pass

The transformation that can be used for low pass to high pass is $S = \omega_C/s$. Since S is inversely proportional to s,

the low frequency and high frequency responses are interchanged. The normalized low pass $1/(S^2 + S/Q + 1)$ transforms to the un-normalized high pass:

$$\frac{s^2}{s^2 + \frac{\omega_c}{Q}s + \omega_c^2}$$

Normalized Low Pass Transformed to Un-Normalized Band Pass

The transformation that can be used for low pass to band pass is:

$$S = \frac{s^2 + \omega_0^2}{BW \cdot s}$$

where ω_0^2 is the center frequency of the desired band pass filter and BW is the ripple bandwidth.

Normalized Low Pass Transformed to Un-Normalized Band Stop (Or Notch)

The bandstop filter has a reciprocal response to a band pass filter. Therefore, a bandstop filter can be obtained by first transforming the low pass prototype to a high pass and then performing the band pass transformation.

SELECTION OF TRANSFER FUNCTION

The selection of a function which approximates the shape of the response desired is a complicated process. Except in the simplest cases, it requires the use of tables or computer programs. The form of the transfer function desired is in terms of the pole and zero locations. The most common approximations found in tables are Butterworth, Chebychev, Elliptic and Bessel. The decision as to which approximation to use is usually a function of the requirements and system objectives. Butterworth filters are the simplest but have the disadvantage of requiring high order transfer functions to obtain sharp roll-offs.

The Chebychev function is a min/max approximation in the pass band. This approximation has the property that it is equiripple which means that the error oscillates between maximums and minimums of equal amplitude in the pass band. The Chebychev approximation, because of its equiripple nature, has a much steeper transition region than the Butterworth approximation.

The elliptic filter, also known as Cauer or Zolotarev filters, are equiripple in the pass band and stop band and have a steeper transition region than the Butterworth or the Chebychev.

For a specific low pass filter three quantities can be used to determine the degree of the transfer function: the maximum pass band ripple, the minimum stop band attenuation, and the transition ratio (tr = ω_s/ω_c). Decreasing AMAX, increasing AMIN, or decreasing tr will increase the degree of the transfer function. But for

the same requirements the elliptic filter will require the lowest order transfer function. Tables and graphs are available in reference books such as "Reference Data for Radio Engineers", Howard W. Sams & Co., Inc., 5th Edition, 1970 and Erich Christian and Egon Eisenmann, "Filter Design Tables and Graphs", John Wiley and Sons, 1966.

For specific transfer functions and their pole locations such text as Louis Weinberg, "Network Analysis and Synthesis", McGraw Hill Book Company, 1962 and Richard W. Daniels, "Approximation Methods for Electronic Filter Design", McGraw-Hill Book Company, 1974, are available.

DESIGN OF CASCADED MULTISECTION FILTERS

The first step in designing is to define the response required and define the performance specifications:

- 1. Type of filter: Low pass, high pass, band pass, notch, all pass
- 2. Attenuation and frequency response
- 3. Performance

Center frequency/corner frequency plus tolerance and stability

Insertion loss/gain plus tolerance and stability

Source impedance

Load impedance

Maximum output noise

Power consumption

Power supply voltage

Dynamic range

Maximum output level

Second step is to find the pole and zero location for the transfer function which meet the above requirements. This can be done by using tables and graphs or network synthesis. The form of the transfer function which is easiest to convert to a cascaded filter is a product of first and second order terms in these forms:

$$\frac{K}{s + \omega_r} = \frac{K}{s^2 + \frac{\omega_0}{0} s + \omega_0^2}$$
 (low pass)

$$\frac{Ks}{s + \omega_r} = \frac{Ks^2}{s^2 + \frac{\omega_o}{O} s + \omega_o^2}$$
 (high pass)

$$\frac{Ks}{s^2 + \frac{\omega_0}{Q} s + \omega_0^2}$$
 (band pass)

$$\frac{K(s^2 + \omega_z^2)}{s^2 + \frac{\omega_0}{0}s + \omega_0^2}$$
 (notch)

$$\frac{s^2 - \frac{\omega_0}{0}s + \omega_0^2}{s^2 + \frac{\omega_0}{0}s + \omega_0^2}$$
 (all pass)

Each of the second order functions is realizable by using an AF150 stage. By cascading these stages the desired transfer function is realized.

CASCADING SECOND ORDER STAGES

The primary concern in cascading second order stages is to minimize the difference in amplitude from input to output over the frequencies of interest. A computer program is probably required in very complicated cases but some general rules that can be used that will usually give satisfactory results are:

- 1. The highest Q pole pair should be paired with the zero pair closest in frequency.
- If high pass and low pass stages are cascaded, the low pass sections should be the higher frequency and high pass sections the lower frequency.
- In cascaded filters of more than two sections, the first section should be the section with Q closest to 0.707 and then additional stages should be added in order of least difference between first stage Q and their Q.

DESIGN EXAMPLES OF CASCADE CONNECTIONS

Example 1.

Consider a 4th order Butterworth low pass filter with a 10 kHz cutoff (-3 dB) frequency and input impedance > 30 k $\Omega.$

From tables, the normalized filter parameters are:

Thus, relative to the design required

$$F1 = (1.0)(10 \text{ kHz}) = 10 \text{ kHz}$$

 $F2 = (1.0)(10 \text{ kHz}) = 10 \text{ kHz}$

Section 1

$$R_f = \frac{228.8 \times 10^6}{f_0} \quad \Omega \quad \text{(Using equation 1)}$$

$$R_f = 22,880\Omega$$

Select input resistor 31.6 k Ω

$$Q_{MIN} = \frac{1 + \frac{10^4}{R_{IN}}}{3.48}$$

$$Q_{M1N} = 0.378$$


Thus, $Q > Q_{MIN}$

Therefore:

$$R_Q = \frac{10^4}{3.48Q - 1 - \frac{10^4}{R_{IN}}} \Omega \qquad \text{(Using equation 4)}$$

 $R_Q = 3097\Omega$

First Stage



Section 2

$$f_0 = 10k$$
, $Q = 0.541$


Since fo is the same as for the first section:

$$R_f = 22.88 k\Omega$$

Select R_{IN} = 31.6 k Ω

$$R_Q = \frac{10^4}{3.48Q - 1 - \frac{10^4}{R_{IN}}} \Omega$$
 (Using equation 4)
 $R_Q = 17,661\Omega$

Complete Filter, Example 1



Example 2.

Consider the design of a low pass filter with the following performance:

It is found that a 6th order elliptic filter will satisfy the above requirements. The parameters of the design are:

STAGE	fo (kHz)	Q	f _z (kHz)
1	5.16	0.82	29.71
2	8.83	3.72	13.09
3	10.0	20.89	11.15

Stage 1

- a) From equation 1, RF is found to be 44.34k
- b) From equation 4, R_{Ω} is found to be 11.72k, assuming R_{IN} (arbitrary) is 10 k Ω .

To create the transmission zero, f_Z , at 29.71 kHz, use equation 8.


$$R_h = \left(\frac{f_z}{f_0}\right)^2 \frac{R_L}{10}$$
, or $R_h = \left(\frac{29.71}{5.16}\right)^2 \frac{R_L}{10}$

Thus,

$$R_{h} = 3.315 R_{L}$$

If R_L is arbitrarily chosen as 10 k Ω , R_h = 33.15k.

Thus, the design of the first stage is:



where the feedback resistor, R, around the external op amp may be used to adjust the gain.

Stage 2

The second stage design follows exactly the same procedure as the first stage design. The results are:

- a) From equation 1, $R_f = 25.91k$
- b) From equation 4, $R_Q = 913.6\Omega$, again assuming R_{IN} is arbitrarily 10k.

c)
$$R_h = \left(\frac{13.09}{8.83}\right) \frac{R_L}{10}$$
 or $R_h = 0.22 R_L$

Selecting $R_L = 10k$, then $R_h = 2.2k$, the second stage design is shown below.

Stage 3


The third stage design, again, is identical to the first 2 stages and the results are (for R_{1N} = 10k):

$$R_{f} = \frac{228.8 \times 10^{6}}{f_{O}} = 22.88k$$

$$R_{Q} = \frac{10^{4}}{3.48Q - 1 - \frac{10^{4}}{R_{IN}}} = 141.4\Omega$$

$$R_h = \left(\frac{f_z}{f_0}\right)^2 \frac{R_L}{10} = \left(\frac{11.5}{10}\right)^2 \frac{R_L}{10} \qquad R_h = 0.124 \ R_L$$
Let $R_1 = 20k$, $R_h = 2.48k$

Filter for Example 2



From equation 13, the DC gain of the first section is

$$A_{V1} = \frac{11}{1 + \frac{R_{IN}}{10^4} + \frac{R_{IN}}{R_Q}}$$

$$A_{V1} = \frac{.11}{1 + \frac{10^4}{10^4} + \frac{10^4}{11.72 \times 10^3}} = 3.86 \text{ V/V}$$

Similarly, the DC gain of the second and third sections are:

$$A_{V2} = 0.850$$

 $A_{V3} = 0.151$

Therefore, the overall DC gain is 0.495 and can be adjusted by selecting R1 with respect to 10k, R2 with respect to 10k or R3 with respect to 20k.

For convenience, a standard resistor value table is given below.

Standard Resistance Values are obtained from the Decade Table by multiplying by multiples of 10. As an example, 1.33 can represent 1.33 Ω , 133 κ , 1.33 κ , 1.33 κ , 1.33 κ , 1.33 κ , 1.33 κ .

Standard 5% and 2% Resistance Values

OHMS	OHMS	онмѕ	OHMS	онмѕ	OHMS	онмѕ	онмѕ	OHMS	онмѕ	OHMS	MEGO	OHMS
10	27	68	180	.470	1,200	3,300	8,200	22,000	56,000	150,000	0.24	0.62
11	30	75	200	510	1,300	3,600	9,100	24,000	62,000	160,000	0.27	0.68
12	33	82	220	560	1,500	3,900	10,000	27,000	68,000	180,000	0.30	0.75
13	36	91	240	620	1,600	4,300	11,000	30,000	75,000	200,000	0.33	0.82
15	39	100	270	680	1,800	4,700	12,000	33,000	82,000	220,000	0.36	0.91
16	43	110	300	750	2,000	5,100	13,000	36,000	91,000		0.39	1.0
18	47	120	330	820	2,200	5,600	15,000	39,000	100,000		0.43	1.1
20	51	130	3è0	910	2,400	6,200	16,000	43,000	110,000		0.47	1.2
22	56	150	390	1,000	2,700	6,800	18,000	47,000	120,000		0.51	1.3
24	62	160	430	1,100	3,000	7,500	20,000	51,000	130,000		0.56	1.5

Decade Table Determining 1/2% and 1% Standard Resistance Values

		,									
1.00	1.21	1.47	1.78	2.15	2.61	3.16	3.83	4.64	5.62	6.81	8.25
1.02	1.24	1.50	1.82	2.21	2.67	3.24	3.92	4.75	5.76	6.98	8.45
1.05	1.27	1.54	1.87	2.26	2.74	3.32	4.02	4.87	5.90	7.15	8.66
1.07	1.30	1.58	1.91	2.32	2.80	3.40	4.12	4.99	6.04	7.32	8.87
1.10	1.33	1.62	1.96	2.37	2.87	3.48	4.22	5,11	6.19	7.50	9.09
1.13	1.37	1.65	2.00	2.43	2.94	3.57	4.32	5.23	6.34	7.68	9.31
1.15	1.40	1.69	2.05	2.49	3.01	3.65	4.42	5.36	6.49	7.87	9.53
1.18	1.43	1.74	2.10	2.55	3.09	3.74	4.53	5.49	6.65	8.06	9.76
i											

Appendix (See footnote)

The specific transfer functions for some of the most useful circuit configurations using the AF150 are illustrated in Figures 10 through 16. Also included are the gain equations for each transfer function in the frequency band of interest, the Q equation, center frequency equation and the Q determining resistor equation. QMIN is a function of RIN (see graph C).

a) Non-inverting input (Figure 10) transfer equations are:

$$\frac{e_h}{e_{fN}} = \frac{s^2 \left[\frac{1.1}{1 + \frac{R_{IN}}{10^4} + \frac{R_{IN}}{R_Q}} \right]_{\text{(high pass)}} (9)$$

$$\frac{e_{1}N}{e_{1}N} = \frac{-s \omega_{1} \left[\frac{1.1}{1 + \frac{R_{1}N}{10^{4}} + \frac{R_{1}N}{R_{Q}}} \right]_{\text{(band pass)}} (10)}{\Delta}$$

$$\frac{e_{\varrho}}{e_{IN}} = \omega_1 \omega_2 \left[\frac{1.1}{1 + \frac{R_{IN}}{10^4} + \frac{R_{IN}}{R_Q}} \right]$$
 (low pass) (11)

where

$$\Delta = s^2 + s \quad \left[\frac{1.1}{1 + \frac{10^4}{RQ} + \frac{10^4}{RIN}} \right] \omega_1 + 0.1 \ \omega_1 \omega_2 \ (12) \qquad \qquad R_Q = \left(\frac{1.1Q}{\sqrt{0.1 \frac{\omega_2}{\omega_1}}} \right) - 1 - \frac{10^4}{RIN}$$

$$\frac{e_{\ell}}{e_{IN}} \bigg|_{s \to 0} = \frac{11}{\left(1 + \frac{R_{IN}}{10^4} + \frac{R_{IN}}{R_0}\right)}$$
(DC Gain)

$$\frac{e_h}{e_{1N}} \mid_{s \to \infty} = \frac{1.1}{\left(1 + \frac{R_{1N}}{10^4} + \frac{R_{1N}}{R_Q}\right)}$$
 (High Freq. Gain) (14)


$$\frac{e_{b}}{e_{IN}} \mid \omega = \omega_{0} = - \frac{\left(1 + \frac{10^{4}}{R_{Q}} + \frac{10^{4}}{R_{IN}}\right)}{\left(1 + \frac{R_{IN}}{10^{4}} + \frac{R_{IN}}{R_{Q}}\right)} (Center Freq. Gain)$$

where

$$\omega_0 = \sqrt{0.1 \, \omega_1 \omega_2}$$
, (see footnote)

$$Q = \left(\frac{1 + \frac{10^4}{R_{1N}} + \frac{10^4}{R_{Q}}}{1.1}\right) = \sqrt{0.1 \left(\frac{\omega_2}{\omega_1}\right)}$$
 (16)

$$R_{Q} = \left(\frac{\frac{10^{4}}{1.1Q}}{\sqrt{0.1 \frac{\omega_{2}}{\omega_{1}}}}\right) - 1 - \frac{10^{4}}{R_{IN}}$$
(17)



*External components

FIGURE 10. Non-Inverting Input (Q > QMIN)

FOOTNOTE:

It should be noted that in the text of this paper, ω_1 and ω_2 have been assumed equal, and hence Rf1 = Rf2. No generality is lost in this assumption and it facilitates the

design. However, for completeness, the equations given are exact.

Appendix (Continued)

b) Non-inverting input (Figure 11) transfer equations are:

$$\frac{e_{h}}{e_{IN}} = \frac{s^{2} \left[\frac{1.1 + \frac{2 \times 10^{3}}{R_{Q}}}{1 + \frac{R_{IN}}{10^{4}}} \right]}{\Delta}$$
 (high pass) (18)

$$\frac{e_{b}}{e_{IN}} = \frac{-s \omega_{1} \left[\frac{1.1 + \frac{2 \times 10^{3}}{R_{Q}}}{1 + \frac{R_{IN}}{10^{4}}} \right]_{\text{(band pass)}} (19)$$

$$\frac{e\ell}{e_{\text{IN}}} = \frac{\omega_1 \omega_2}{\left[\frac{1.1 + \frac{2 \times 10^3}{R_0}}{1 + \frac{R_{\text{IN}}}{10^4}}\right]} \text{(low pass)}$$
 (20)

where

$$\Delta = s^{2} + s \omega_{1} \left[\frac{1.1 + \frac{2 \times 10^{3}}{R_{O}}}{1 + \frac{10^{4}}{R_{IN}}} \right] + 0.1 \omega_{1} \omega_{2} \quad (21)$$

$$R_{O} = \frac{2 \times 10^{7}}{\left(1 + \frac{10^{4}}{R_{IN}}\right) \left(\sqrt{0.1 \frac{\omega_{2}}{\omega_{1}}}\right)} - 1.1$$

$$\frac{e_{\ell}}{e_{1N}} \Big|_{s \to 0} = \frac{1.1 + \frac{2 \times 10^{3}}{R_{Q}}}{0.1 \left(1 + \frac{R_{1N}}{10^{4}}\right)}$$
(22)

$$\frac{e_{h}}{e_{IN}} \Big|_{s \to \infty} = \frac{1.1 + \frac{2 \times 10^{3}}{R_{Q}}}{1 + \frac{R_{IN}}{10^{4}}}$$
(23)


$$\frac{e_{b}}{e_{IN}} \bigg|_{\omega = \omega_{0}} = -\frac{1 + \frac{10^{4}}{R_{IN}}}{1 + \frac{R_{IN}}{10^{4}}}$$
(24)

$$\omega_1 = \frac{10^{12}}{R_{f1} \cdot 220}$$
, $\omega_2 = \frac{10^{12}}{R_{f2} \cdot 220}$

$$\omega_0 = \sqrt{0.1 \, \omega_1 \omega_2}$$

$$Q = \left[\frac{1 + \frac{10^4}{R_{IN}}}{\frac{2 \times 10^3}{R_Q}} \right] \sqrt{0.1 \frac{\omega_2}{\omega_1}}$$
 (25)

$$R_{Q} = \frac{2 \times 10^{7}}{\left(1 + \frac{10^{4}}{R_{IN}}\right) \left(\sqrt{0.1 \frac{\omega_{2}}{\omega_{1}}}\right) - 1.1}$$
 (26)



*External components

FIGURE 11. Non-Inverting Input (Q < Q_{MIN})

Appendix (Continued)

c) Inverting input (Figure 12) transfer function equations

$$\frac{e_h}{e_{IN}} = \frac{-s^2 \left(\frac{2 \times 10^3}{R_{IN}}\right)}{\Delta}$$
 (high pass) (27)

$$\frac{e_b}{e_{IN}} = \frac{s \omega_1 \left(\frac{2 \times 10^3}{R_{IN}}\right)}{\Delta} \text{ (band pass)}$$
 (28)

$$\frac{e\ell}{e_{\text{IN}}} = \frac{-\omega_1 \omega_2 \left(\frac{2 \times 10^3}{R_{\text{IN}}}\right)}{\Delta} \text{(low pass)}$$
 (29)

$$\omega_1 = \frac{10^{12}}{R_{f1} \cdot 220}, \ \omega_2 = \frac{10^{12}}{R_{f2} \cdot 220}$$

where

ion equations
$$\frac{e \ell}{e_{\text{IN}}} \Big|_{s \to 0} = \frac{2 \times 10^4}{R_{\text{IN}}} \text{ (low pass) (DC gain)}$$
(31)
$$\frac{e_{\text{h}}}{e_{\text{IN}}} \Big|_{s \to \infty} = -\frac{2 \times 10^3}{R_{\text{IN}}} \text{ (high pass) (high freq. gain)}$$
(32)

(31)

$$\frac{e_h}{e_{IN}}\Big|_{s\to\infty} = -\frac{2 \times 10^3}{R_{IN}}$$
 (high pass) (high freq. gain) (32)

(28)
$$\frac{e_{\text{IN}}}{e_{\text{IN}}} \Big|_{\omega = \omega_0} = \frac{\frac{2 \times 10^3}{R_{\text{IN}}} \left(1 + \frac{10^4}{R_{\text{Q}}}\right)_{\text{(band pass)}}}{1.1 + \frac{2 \times 10^3}{R_{\text{IN}}}}_{\text{(center freq. gain)}}$$
(33)


$$\omega_0 = \sqrt{0.1 \,\omega_1 \,\omega_2}$$

$$\left[1 + \frac{10^4}{80}\right]$$

$$\sqrt{\omega_2}$$

$$Q = \begin{bmatrix} 1 + \frac{10^4}{R_Q} \\ \frac{1}{1.1} + \frac{10^4}{R_{IN}} \end{bmatrix} \qquad \sqrt{0.1 \frac{\omega_2}{\omega_1}}$$
 (34)

 $\Delta = s^2 + s \omega_1 \left[\frac{1.1 + \frac{2 \times 10^3}{R_{IN}}}{1 + \frac{10^4}{R_{IN}}} \right] + 0.1 \omega_1 \omega_2 (30)$ $R_Q = \frac{10^4}{\frac{Q}{\sqrt{0.1 \frac{\omega_2}{M}}}} \left(1.1 + \frac{2 \times 10^3}{R_{IN}} \right) - 1$ (35)



^{*}External components

FIGURE 12. Inverting Input, Any Q

d) Differential input (Figure 13) transfer function equa-

$$\frac{e_{h}}{e_{IN}} = \frac{s^{2} \left(\frac{2 \times 10^{3}}{R_{IN2}} \right)}{\Delta}$$
 (high pass) (36)

$$\frac{e_b}{e_{INI}} = \frac{-s \,\omega_1 \left(\frac{2 \times 10^3}{R_{IN2}}\right)}{\Delta} \quad \text{(band pass)} \tag{37}$$

$$\frac{e\varrho}{e_{\text{IN}}} = \frac{\omega_1 \omega_2 \left(\frac{2 \times 10^3}{R_{\text{IN2}}}\right)}{\Delta} \qquad \text{(low pass)} \qquad (38)$$

$$\omega_1 = \frac{10^{12}}{R_{f1} \cdot 220}$$
, $\omega_2 = \frac{10^{12}}{R_{f2} \cdot 220}$

where

$$\Delta = s^2 + s \omega_1 \left[\frac{1.1 + \frac{2 \times 10^3}{R_{JN2}}}{1 + \frac{10^4}{R_{JN2}}} \right] + 0.1 \omega_1 \omega_2 (39)$$


$$\frac{e\varrho}{e_{\text{IN}}}\bigg|_{s\to 0} = \frac{2\times 10^4}{R_{\text{IN}2}} \text{ (DC gain) (low pass)}$$
 (40)

$$\frac{e_h}{e_{IN}}\Big|_{s\to\infty} = \frac{2 \times 10^3}{R_{IN2}}$$
 (high freq. gain) (high pass) (41)

$$\frac{e_b}{e_{IN}} \mid_{\omega = \omega_0} \frac{\frac{2 \times 10^3}{R_{IN2}} \left(1 + \frac{10^4}{R_{IN1}} + \frac{10^4}{R_Q}\right)}{\left(1.1 + \frac{2 \times 10^3}{R_{IN2}}\right)} \quad \text{(center freq. gain)} \quad \text{(band pass)} \quad \text{(42)}$$

$$Q = \begin{bmatrix} 1 + \frac{10^4}{RQ} + \frac{10^4}{RIN1} \\ \frac{2 \times 10^3}{1.1 + \frac{2 \times 10^3}{RIN2}} \end{bmatrix} \sqrt{0.1 \frac{\omega_2}{\omega_1}}$$
 (43)

$$\Delta = s^{2} + s \omega_{1} \left[\frac{1.1 + \frac{2 \times 10^{3}}{R_{IN2}}}{1 + \frac{10^{4}}{R_{Q}} + \frac{10^{4}}{R_{IN1}}} \right] + 0.1 \omega_{1} \omega_{2} (39) \qquad R_{Q} = \frac{10^{4}}{\frac{Q}{\sqrt{0.1 \frac{\omega_{2}}{\omega_{1}}}}} \left(1.1 + \frac{2 \times 10^{3}}{R_{IN2}} \right) - 1 - \frac{10^{4}}{R_{IN1}}$$



^{*}External components

FIGURE 13. Differential Input

Appendix (Continued)

e) Notch filter (Figure 14) transfer function equations

$$\frac{e_{n}}{e_{IN}} = \frac{\left(s^{2} + \omega_{z}^{2}\right)\left[\frac{1.1}{1 + \frac{R_{IN}}{10^{4}} + \frac{R_{IN}}{R_{Q}}}\right] \frac{R_{g}}{R_{h}}}{\left[\frac{1.1}{1 + \frac{R_{IN}}{10^{4}} + \frac{R_{IN}}{R_{Q}}}\right] \frac{R_{g}}{R_{h}}}$$
(45)
$$\frac{e_{n}}{e_{IN}} = \frac{1.1}{s^{2} + s \omega_{1}} \left[\frac{1.1}{1 + \frac{10^{4}}{R_{Q}} + \frac{10^{4}}{R_{IN}}}\right] + 0.1 \omega_{1}\omega_{2}} = \frac{1.1}{s^{2} + s \omega_{1}} \left[\frac{R_{g}}{R_{L}} + \frac{R_{g}}{R_{Q}}\right] \frac{R_{g}}{R_{L}}}$$
(high freq. gain) (47)

$$\omega_1 = \frac{10^{12}}{R_{f1} \cdot 220}, \ \omega_2 = \frac{10^{12}}{R_{f2} \cdot 220}, \omega_0 = \sqrt{0.1 \, \omega_1 \omega_2}$$

$$\omega_z = \omega_0 \sqrt{\frac{10 R_h}{R_L}}$$

$$\frac{e_{\text{n}}}{e_{\text{IN}}}\Big|_{s \to 0} = \frac{11}{\left(1 + \frac{R_{\text{IN}}}{10^4} + \frac{R_{\text{IN}}}{R_{\text{O}}}\right)} \frac{R_{\text{g}}}{R_{\text{L}}} \text{ (DC gain) (46)}$$

$$\frac{e_{\Pi}}{e_{IN}} \bigg|_{s \to \infty} = \frac{1.1}{\left(1 + \frac{R_{IN}}{10^4} + \frac{R_{IN}}{R_Q}\right)} \frac{R_g}{R_h} \text{ (high freq. gain) (47)}$$

$$\frac{e_{\mathsf{N}}}{e_{\mathsf{IN}}} \bigg|_{\omega = \omega_{\mathsf{Z}}} = 0 \tag{48}$$




FIGURE 14. Notch Filter Using an External Amplifier

Appendix (Continued)

j) Input notch filter (Figure 15) transfer function equations are:
$$\omega_Z = \omega_0 \sqrt{\frac{R_f \cdot 2 \cdot 220 \times 10^{-12}}{R_Z C_Z}}, \quad \omega_0 = \sqrt{0.1 \, \omega_1 \omega_2} \qquad (50)$$

tions are:
$$\omega_{Z} = \omega_{0} \sqrt{\frac{R_{Z}C}{R_{Z}C}}$$

$$\frac{e_{1N}}{e_{0}} = \frac{\frac{C_{Z}}{220 \times 10^{-12}} \left[s^{2} + \omega_{Z}^{2}\right]}{s^{2} + s \omega_{1} \left[\frac{1.1 R_{0}}{10^{4} + R_{0}}\right] + \omega_{0}^{2}}$$

$$\omega_{1} = \frac{10^{12}}{R_{f1} \cdot 220}, \ \omega_{2} = \frac{10^{12}}{R_{f2} \cdot 220}$$


$$(49) \quad \frac{e_{0}}{e_{1N}} \left| \omega \rightarrow 0 \right| = \frac{-R_{F2}}{R_{Z}}$$

$$\frac{e_{0}}{e_{1N}} \left| \omega \rightarrow \infty \right| = \frac{-R_{F2}}{220}$$

49)
$$\frac{e_n}{e_{IN}}\Big|_{\omega\to 0} = \frac{-R_{F2}}{R_Z}$$
 (51)

$$\omega_1 = \frac{10^{12}}{R_{f1} \cdot 220}, \ \omega_2 = \frac{10^{12}}{R_{f2} \cdot 220}$$

$$\frac{e_{\text{n}}}{e_{\text{IN}}}\Big|_{\omega \to \infty} = \frac{C_{\text{Z}}}{220 \times 10^{-12}}$$
 (52)



*External components

FIGURE 15. Input Notch Filter Using 3 Amplifiers

g) All pass (Figure 16) transfer function equations are:

$$\frac{e_{0}}{e_{JN}} = -\begin{bmatrix} s^{2} - s \, \omega_{1} & \left[\frac{1.1}{2 + \frac{R_{IN}}{R_{Q}}} \right] + \omega_{0}^{2} \\ s^{2} + s \, \omega_{1} & \left[\frac{1.1}{2 + \frac{R_{IN}}{R_{Q}}} \right] + \omega_{0}^{2} \end{bmatrix}$$
(53)
$$\omega_{1} = \frac{10^{12}}{R_{f1} \cdot 220}, \, \omega_{2} = \frac{10^{12}}{R_{f2} \cdot 220}$$

$$\omega_{0} = \sqrt{0.1 \, \omega_{1} \omega_{2}}$$

$$\omega_{0} = \sqrt{0.1 \, \omega_{1} \omega_{2}}$$
Time delay at ω_{0} is $\frac{20}{\omega_{0}}$ seconds

$$Q = \frac{2 + \frac{10^4}{R_Q}}{1.1} \qquad \sqrt{0.1 \frac{\omega_2}{\omega_1}}$$

$$\omega_1 = \frac{10^{12}}{R_{f1} \cdot 220}, \ \omega_2 = \frac{10^{12}}{R_{f2} \cdot 220}$$
(54)

$$\omega_0 = \sqrt{0.1 \, \omega_1 \omega_2}$$

Time delay at ω_0 is $\frac{20}{\omega_0}$ seconds




FIGURE 16. All Pass

Definition of Terms

AMAX	Maximum pass band peak-to-peak ripple
AMIN	Minimum stop band loss
f_{Z}	Frequency of jw axis pole pair
f_0	Frequency of complex pole pair
Q	Quality of pole
f _c	Pass band edge
f_S	Stop band edge
R_{f}	Pole frequency determining resistance
R_z	Zero Frequency determining resistance
$R_{\mathbf{Q}}$	Pole quality determining resistance
fH	Frequency above center frequency at which the gain decreases by 3 dB for a band pass filter
fL	Frequency below center frequency at which

the gain decreases by 3 dB for a band pass

Bibliography

R.W. Daniels: "Approximation Methods for Electronic Filter Design", McGraw-Hill Book Co., New York, 1974

G.S. Moschytz: "Linear Integrated Networks Design", Van Norstrand Reinhold Co., New York, 1975

E. Christian and E. Eisenmann, "Filter Design Tables and Graphs", John Wiley & Sons, New York, 1966

A.I. Zverev, "Handbook of Filter Synthesis", John Wiley & Sons, New York, 1967



AF151 Dual Universal Active Filter


General Description


The AF151 consists of 2 general purpose state variable active filters in a single package. By using only 4 external resistors for each section, various second order functions may be formed. Low pass, high pass and band pass functions are available simultaneously at separate outputs. In addition, there are 2 uncommitted operational amplifiers which are available for buffering or for forming all pass and notch functions. Any of the classical filter configurations, such as Butterworth, Bessel, Cauer and Chebyshev can be easily formed.

Features

- Independent Q, frequency and gain adjustment
- Very low sensitivity to external component variation
- Separate low pass, high pass and band pass outputs
- Operation to 10 kHz
- Q range to 500
- Wide power supply range-±5V to ±18V
- Accuracy -±1%
- Fourth order functions in one package

Circuit Diagrams





Ceramic Dual-In-Line Package HY24A AF151-1CJ AF151-2CJ

Absolute Maximum Ratings

Supply Voltage ±18V

Power Dissipation 900 mW/Package

Differential Input Voltage ±36V

Output Short-Circuit Duration (Note 1) Infinite

Operating Temperature -25°C to +85°C

Storage Temperature (Soldering, 10 seconds) 300°C

Electrical Characteristics (Complete Active Filter)

Specifications apply for $V_S = \pm 15V$ and over $-25^{\circ}C$ to $+85^{\circ}C$ unless otherwise specified. (Specifications apply for each section).

PARAMETER	CONDITIONS	MIN .	TYP	MAX	UNITS
Frequency Range	f _C x Q ≤ 50,000			10k	Hz
Q Range	$f_{\rm C} \times {\rm O} \le 50,000$			500	Hz/Hz
fo Accuracy	·			1	
AF151-1C	$f_{C} \times Q \le 10,000, T_{A} = 25^{\circ}C$	-		±2.5	%
AF151-2C	$f_{C} \times Q \le 10,000, T_{A} = 25^{\circ}C$			±1.0	%
fo Temperature Coefficient			±50	±150	ppm/°C
Q Accuracy	$f_{C} \times Q \le 10,000, T_{A} = 25^{\circ}C$			±7.5	%
Q Temperature Coefficient			±300	±750	ppm/°C
Power Supply Current	V _S ≈ ±15V		2.5	4.5	mA

Electrical Characteristics (Internal Op Amp) (Note 2)

PARAMETER	CONDITIONS	MIN	TYP	MAX	UNITS
Input Offset Voltage	$R_{S} \le 10 \text{ k}\Omega$		1.0	6.0	mV
Input Offset Current			4	50	nA
Input Bias Current			30	200	nA
Input Resistance			2.5		MΩ
Large Signal Voltage Gain	$R_L \ge 2k$, $V_{OUT} = \pm 10V$	25	160		V/mV
Output Voltage Swing	R _L = 10 kΩ	±12	±14	}	V
	$R_L = 2 k\Omega$	±10	±13	}	V
Input Voltage Range		±12			V
Common-Mode Rejection Ratio	$R_S \le 10 \text{ k}\Omega$	70	90		dB
Supply Voltage Rejection Ratio	$R_{S} \le 10 \text{ k}\Omega$	77	96		dB
Output Short-Circuit Current			25		mA
Slew Rate (Unity Gain)			0.6		V/μs
Small Signal Bandwidth			1		MHz
Phase Margin			60		Degrees

Note 1: Any of the amplifiers can be shorted to ground indefinitely; however, more than one should not be simultaneously shorted as the maximum junction temperature will be exceeded.

Note 2: Specifications apply for $V_S = \pm 15V$, $T_A = 25^{\circ}C$.

Applications Information

The AF151 consists of 2 identical filter sections and 2 uncommitted op amps. The op amps may be used for buffering inputs and outputs, summing amplifiers (for notch filter generation), adjusting gain through the filter sections, additional passive networks to create higher order filters, or simply used elsewhere in the user's system.

The design equations given apply to both sections; however, for clarity, only the pin designations for section 1 will be shown in the examples and discussion.

See the AF100 data sheet for additional information on this type of filter.

The design equations assume that the user has knowledge of the frequency and Q values for the particular design to be synthesized. If this is not the case, various references and texts are available to help the user in determining these parameters. A bibliography of recommended texts can also be found in the AF100 data sheet.

CIRCUIT DESCRIPTION AND OPERATION

A schematic of one section of the AF151 is shown in Figure 1. Amplifier A1 is a summing amplifier with inputs from integrator A2 to the non-inverting input and integrator A3 to the inverting input. Amplifier A4 is an uncommitted amplifier.

By adding external resistors the circuit can be used to generate the second order system.

$$T(s) = \frac{a_3s^2 + a_2s + a_1}{s^2 + b_2s + b_1}$$

The denominator coefficients determine the complex pole pair location and the quality of the poles where

$$\omega_0 = \sqrt{b_1}$$
 = the radian center frequency

$$Q = \frac{\omega_0}{b_2}$$
 = the quality of the complex pole pair

If the output is taken from the output of A1, numerator coefficients a1 and a2 equal zero, and the transfer function becomes:

$$T(s) = \frac{a_3s^2}{s^2 + \frac{\omega_0}{\Omega}s + \omega_0^2}$$
 (high pass)

If the output is taken from the output of A2, numerator coefficients a1 and a3 equal zero and the transfer functions becomes:

$$T(s) = \frac{a_2s}{s^2 + \frac{\omega_0}{0}s + \omega_0^2}$$
 (band pass)

If the output is taken from the output of A3, numerator coefficients a3 and a2 equal zero and the transfer function becomes:

$$T(s) = \frac{a_1}{s^2 + \frac{\omega_0}{\Omega} s + \omega_0^2}$$
 (low pass)

Using proper input and output connections the circuit can also be used to generate the transfer functions for a notch and all pass filter.

In the transfer function for a notch function a2 becomes zero, a1 equals ω_z^2 and a3 equals 1. The transfer function becomes:

$$T(s) = \frac{s^2 + \omega_z^2}{s^2 + \frac{\omega_0}{\Omega} s + \omega_0^2}$$
 (notch)

In the all pass transfer function $a_1 = \omega_0^2$, $a_2 = -\omega_0/Q$ and $a_3 = 1$. The transfer function becomes:

$$T(s) = \frac{s^2 - \frac{\omega_0}{Q} s + \omega_0^2}{s^2 + \frac{\omega_0}{Q} s + \omega_0^2}$$
 (all pass)




FIGURE 1. AF151 Schematic (Section 1)

14

FREQUENCY CALCULATIONS

For operation above 200 Hz, the frequency of each section of the AF151 is set by 2 equal valued resistors. These resistors couple the output of the first op amp (pin 2) to the input of the second op amp (pin 1) and the output of the second op amp (pin 23) to the input of the third op amp (pin 22).

The value for Rf is given by:

$$R_{f} = \frac{50.33 \times 10^{6}}{f_{0}} \Omega \tag{1}$$

For operation below 200 Hz, "T" tuning should be used as shown in Figure 3.

For this configuration,

$$R_S = \frac{R_T^2}{R_f - 2R_T} \tag{2}$$

where $R_{\mbox{\scriptsize T}}$ or $R_{\mbox{\scriptsize S}}$ can be chosen arbitrarily, once $R_{\mbox{\scriptsize f}}$ is found from equation 1.

Q CALCULATIONS

To set the Ω of each section of the AF151, one resistor is required. The value of the Ω setting resistor depends on the input connection (inverting or non-inverting) and the input resistance. Because the input resistance does affect the Ω , it is often desirable to use one of the uncommitted op amps to provide a buffer between the signal source impedance and the input resistor used to set the Ω .

To determine which connection is required for a particular Q, arbitrarily select a value of R_{IN} (Figure 4) and calculate Q_{MIN} according to equation 3.

$$Q_{M|N} = \frac{1 + \frac{10^5}{R_{|N|}}}{3.48}$$
 (3)

If the Q required for the circuit is greater than Q_{MIN} , use equation 4 to calculate the value of R_Q and the connection shown in *Figure 4*.

$$R_{Q} = \frac{10^{5}}{3.48Q - 1 - \frac{10^{5}}{R_{IN}}}$$
(4)

If the Q required for the circuit is less than Q_{MIN} , use equation 5 to calculate the value of R_Q and the connection shown in Figure 5.

$$R_{Q} = \frac{10^{4}}{\frac{0.3162}{Q} \left(1 + \frac{10^{5}}{R_{IN}}\right) - 1.1}$$
 (5)

Both connections shown in *Figures 4 and 5* are "non-inverting" relative to the phase relationship between the input signal and the low pass output.

For any Q, equation 6 may be used with the "inverting" connection shown in *Figure 6*.

$$R_{Q} = \frac{10^{5}}{3.16 \, Q \left(1.1 + \frac{10^{4}}{R_{IN}}\right) - 1} \tag{6}$$




FIGURE 2. Frequency Tuning

FIGURE 3. "T" Tuning for Low Frequency

FIGURE 4. Connection for Q > QMIN




FIGURE 5. Connection for $Q \leq Q_{MIN}$




FIGURE 6. Connection for Any Q, Inverting

NOTCH TUNING

When the low pass output and the high pass output are summed together, the result is a notch (Figure 7).




FIGURE 7. Notch Filter

The relationship between $R_L p$, $R_H p$, f_Q and f_Z , the location of the notch, is given by equation 7.

$$R_{HP} = \left(\frac{f_z}{f_o}\right)^2 \frac{R_{LP}}{10} \tag{7}$$

Again, it is advantageous to use one of the uncommitted op amps to perform this summing function to prevent loading of this stage or the resistors RLP and RHP from effecting the Q of subsequent stages. Resistor R can be used to set the gain of the filter section.

GAIN CALCULATIONS

The following list of equations will be helpful in calculating the relationship between the external components and various important parameters. The following definitions are use:

AL — Gain from input to low pass output at DC

AH - Gain from input to high pass output at high

AB: — Gain from input to band pass output at center frequency

For Figure 4:

$$A_{L} = \frac{11}{\Delta}$$

$$A_{H} = \frac{1.1}{\Delta}$$

$$-\left(1 + \frac{10^{5}}{R_{Q}} + \frac{10^{5}}{R_{IN}}\right)$$

$$\Delta = 1 + \frac{R_{IN}}{10^{5}} + \frac{R_{IN}}{R_{Q}}$$

For Figure 5:

$$A_{L} = \frac{11 + \frac{10^{4}}{R_{Q}}}{\Delta}$$

$$A_{H} = \frac{1.1 + \frac{10^{4}}{R_{Q}}}{\Delta}$$

$$A_{B} = \frac{-\left(1 + \frac{10^{5}}{R_{IN}}\right)}{\Delta}$$

$$\Delta \approx 1 + \frac{R_{IN}}{10^{5}}$$

For Figure 6:

$$A_{L} = -\frac{10^{5}}{R_{IN}}$$

$$A_{H} = -\frac{10^{4}}{R_{IN}}$$

$$A_{B} = \frac{\frac{10^{5}}{R_{IN}} \left(1 + \frac{10^{5}}{R_{Q}}\right)}{11 + \frac{10^{5}}{R_{IN}}}$$

For Figure 7:

At low frequency, when $f_{\rm O} < f_{\rm Z},$ the gain to the output of the summing op amp is:

$$A_{L} = \frac{11\left(\frac{R}{R_{L}P}\right)}{\left(1 + \frac{R_{IN}}{10^{5}} + \frac{R_{IN}}{R_{Q}}\right)}$$

At high frequency, when $f_0 > f_Z$, the gain to the output of the summing op amp is:

$$A_{H} = \frac{1.1 \left(\frac{R}{R_{HP}}\right)}{\left(1 + \frac{R_{IN}}{10^{5}} + \frac{R_{IN}}{R_{Q}}\right)}$$

At the notch, ideally the gain is zero (0).

TUNING TIPS

In applications where 2% to 3% accuracy is not sufficient to provide the required filter response, the AF151 stages can be tuned by adding trim pots or trim resistors in series or parallel with one of the frequency determining resistors and the Q determining resistor.

When tuning a filter section, no matter what output configuration is to be used in the circuit, measurements are made between the input and the band pass output.

Before any tuning is attempted, the low pass output should be checked to see that the output is not clipping. At the center frequency of the section, the low pass output is 10 dB higher than the band pass output and 20 dB higher than the high pass. This should be kept in mind because if clipping occurs, the results obtained when tuning will be incorrect.

Frequency Tuning

By adjusting resistor $R_{\rm f}$, center frequency of a section can be adjusted. Adjusting center frequency by phase is the most accurate but tuning for maximum gain is also correct.

Q Tuning

The Q is tuned by adjusting the RQ resistor. To tune the Q correctly, the signal source must have an output impedance very much lower than the input resistance of the filter since the input resistance affects the Q. The input must be driven through the same resistance the circuit will "see" to obtain precise adjustment.

The lower 3 dB (45°) frequency, f_L , and the upper 3 dB (45°) frequency, f_H , can be calculated by the following equations:

$$f_H = \left(\frac{1}{2Q} + \sqrt{\left(\frac{1}{2Q}\right)^2 + 1}\right) \times (f_0)$$

where for center frequency

$$f_L = \left(\sqrt{\left(\frac{1}{20}\right)^2 + 1} - \frac{1}{20}\right) \times (f_0)$$

When adjusting the Q, set the signal source to either $^{\circ}H_{\circ}$ or $^{\circ}H_{\circ}$ phase change or a 3 dB gain change.

Notch Tuning

If a circuit has a jw axis zero pair, the notch can be tuned by adjusting the ratio of the summing resistors (low pass/high pass summing).

In either case, the signal is connected to the input and the proper resistor is adjusted for a null at the output.

TUNING PROCEDURE

Center Frequency Tuning

Set oscillator to center frequency desired for the filter section, adjust amplitude and check that clipping does not occur at the low pass output.

Adjust the R_f resistor until the phase shift between input and band pass output is 180° or $0^\circ,$ depending upon the connection.

Q Tuning

Set oscillator to upper or lower 45° frequency (see tuning tips) and tune the Q resistor until the phase shift is 135° (upper 45° frequency) or 225° (lower 45° frequency).

Zero Tuning (Notch Tuning)

Set the oscillator output to the zero frequency and tune one of the summing resistors for a null at the output of the summing amplifier.

Gain Adjust

Set the oscillator to any desired frequency and the gain can be adjusted by measuring the output of the summing amplifier and adjusting the feedback resistance.

DESIGN EXAMPLE

Assume 2 band pass filters are required to separate FSK data.

The gain through each filter is to be 10 V/V (20 dB).

Since the design is similar for both sections, only the first section design will be shown for the example,

(a) From equation 1

$$R_{f} = \frac{50.33 \times 10^{6}}{f_{0}} = \frac{50.33 \times 10^{6}}{800}$$

$$R_{f} = 62.9k$$

(b) Checking Q_{MIN} from equation 3, arbitrarily let $R_{IN} = 300 k$.

$$Q_{MIN} = \frac{1 + \frac{10^5}{R_{IN}}}{\frac{3}{48}} = \frac{1 + \frac{10^5}{3 \times 10^5}}{\frac{3}{48}} = 0.383$$

Since the Q required for the design (Q = 40), is greater than Q_{MIN} , the circuit of *Figure 4* or *Figure 6* may be used. Arbitrarily we shall select the circuit of *Figure 4*.

(c) From equation 4, RQ is found to be


$$R_{Q} = \frac{10^{5}}{3.48\Omega - 1 - \frac{10^{5}}{R_{1N}}} = \frac{10^{5}}{(3.48)(40) - 1 - \frac{10^{5}}{3 \times 10^{5}}}$$
or $R_{Q} = 725\Omega$


(d) Calculate the center frequency gain for Figure 4.

$$A_{B} = \frac{-\left(1 + \frac{10^{5}}{R_{Q}} + \frac{10^{5}}{R_{IN}}\right)}{\left(1 + \frac{R_{IN}}{10^{5}} + \frac{R_{IN}}{R_{Q}}\right)} = \frac{-\left(1 + 137.9 + 0.333\right)}{\left(1 + 3.0 + 414\right)}$$

$$A_B = 0.333 \text{ V/V}$$

Since the gain at f_0 is 0.333 V/V, a gain of 10 V/V can be obtained by using the uncommitted operational amplifier with a gain of 30.03 as shown in *Figure 8*.









FIGURE 10. MF Tone Receiver






FIGURE 12. High Pass Low Speed Asynchronous FSK Modem Filter

Standard Resistance Values are obtained from the Decade Table by multiplying by multiples of 10. As an example, 1.33 can represent 1.33 Ω , 133 Ω , 1.33 k Ω , 1.33 k Ω , 1.33 k Ω .

Standard 5% and 2% Resistance Values

OHMS	OHMS	онмѕ	OHMS	OHMS	OHMS	онмѕ	OHMS	OHMS	онмѕ	OHMS	MEGO	HMS
10	27	68	180	470	1,200	3,300	8,200	22,000	56,000	150,000	0.24	0.62
11	30	75	200	510	1,300	3,600	9,100	24,000	62,000	160,000	0.27	0.68
12	33	82	220	560	1,500	3,900	10,000	27,000	68,000	180,000	0.30	0.75
13	36	91	240	620	1,600	4,300	11,000	30,000	75,000	200,000	0.33	0.82
15	39	100	270	680	1,800	4,700	12,000	33,000	82,000	220,000	0.36	0.91
16	43	110	300	750	2,000	5,100	13,000	36,000	91,000		0.39	1.0
18	47	120	330	820	2,200	5.600	15.000	39,000	100,000		0.43	1.1
20	51	130	360	910	2,400	6,200	16,000	43,000	110,000		0 4 7	1.2
22	56	150	390	1,000	2,700	6,800	18,000	47,000	120,000		0.51	1.3
24	62	160	430	1,100	3,000	7,500	20,000	51,000	130,000		0.56	15

Decade Table Determining 1/2% and 1% Standard Resistance Values

1.00	1.21	1.47	1.78	2.15	2.61	3.16	3.83	4.64	5.62	6.81	8.25
1.02	1.24	1.50	1.82	2.21	2.67	3.24	3.92	4.75	5.76	6.98	8.45
1.05	1.27	1.54	1.87	2.26	2.74	3.32	4.02	4.87	5.90	7.15	8 66
1.07	1.30	1.58	.1.91	2.32	2.80	3.40	4.12	4.99	6.04	7.32	8.87
1.10	1.33	1.62	1.96	2.37	2.87	3.48	4.22	5,11	6.19	7.50	9.09
1.13	1.37	1.65	2.00	2.43	2.94	3 57	4.32	5.23	6.34	7.68	9.31
, 1.15	1.40	1.69	2.05	2.49	3.01	3.65	4.42	5.36	6.49	7.87	9.53
1.18	1.43	1.74	2.10	2.55	3.09	3.74	4.53	5.49	6.65	8.06	9.76



Active Filters



AF160 Universal Wideband Active Filter

General Description

The AF160 state variable active filter is a general second order lumped RC network. Only four external resistors program the AF160 for specific second order functions. Lowpass, highpass, and bandpass functions are available simultaneously at separate outputs. Notch and allpass functions are available by summing the outputs in the uncommitted output summing amplifier. Higher order systems are realized by cascading AF160 active filters with appropriate programming resistors.

Any of the classical filter configurations, such as Butterworth, Bessel, Cauer, and Chebyshev can be formed.

Features

- Military or commercial specifications
- Independent Q, frequency, gain adjustments
- Low sensitivity to external component variation
- · Separate lowpass, highpass, bandpass outputs
- Inputs may be differential, inverting, or non-inverting
- Allpass and notch outputs may be formed using uncommitted amplifier
- Operates to 40 kHz
- Q range to 500
- Power supply range


±5V to ±18V

Frequency accuracy


±1% unadjusted

Q frequency product ≤ 200,000

Connection Diagrams



Ceramic Dual-In-Line Package Order Numbers AF160-1CJ, AF160-2CJ NS Package Number HY13A



Metal Can Package Order Numbers AF160-1CG, AF160-1G, AF160-2CG, AF160-2G NS Pakcage Number HY12A

Absolute Maximum Ratings

Supply Voltage

±18V

Power Dissipation

900 mW/Package (500 mW/Amp)

Differential Input Voltage

±36 V

Output Short Circuit Duration (Note 1)

Infinite

Lead Temperature (Soldering, 10 seconds)

300°C

Operating Temperature

AF160-1CJ, AF160-2CJ, AF160-1CG,

AF160-2CG

-25°C to +85°C

AF160-1G, AF160-2G

-55°C to +125°C

Storage Temperature

AF160-1G, AF160-2G

-65°C to +125°C

AF160-1CG, AF160-2CG, AF160-1CJ,

AF160-2CJ

-25°C to +100°C

Electrical Characteristics (Complete Active Filter) (Note 2)

PARAMETER	CONDITIONS	MIN	TYP	MAX	UNITS
Frequency Range	f _C x Q ≤ 200,000			100k	Hz
Q Range	f _C x Q ≤ 200,000		Ì	500	Hz/Hz
fo Accuracy			İ		[
AF160-1, AF160-1C	f _C × Q ≤ 40,000, T _A = 25°C			±2.5	%
AF160-2, AF160-2C	$f_C \times Q \le 40,000, T_A = 25^{\circ}C$			±1.0	%
f _O Temperature Coefficient			±50	±150	ppm/°C
Q Accuracy	f _C x Q ≤ 40,000, T _A = 25°C			±7.5	%
Q Temperature Coefficient			±300	±750	ppm/°C
Power Supply Current	V _S = ±15V		7.2	11	mA

Electrical Characteristics (Internal Op Amp) (Note 3)

PARAMETER	CONDITIONS	MIN	TYP	MAX	UNITS
Input Offset Voltage	$R_S \le 10 \mathrm{k}\Omega$, $T_A = 25^{\circ}\mathrm{C}$		5	10	mV
Input Offset Current	$T_J = 25^{\circ}C$	}	25	100	рА
Input Bias Current			50	200	рА
Large Signal Voltage Gain	$R_L \geqslant 2k$, $V_{OUT} = \pm 10 V$	25	100		V/mV
Output Voltage Swing	$R_L = 10 \mathrm{k}\Omega$	±12	±13.5		v
Input Voltage Range		±11	+15/-12		l v
Common Mode Rejection Ratio	$R_S \le 10 \mathrm{k}\Omega$	70	100		dB
Supply Voltage Rejection Ratio	$R_S \le 10 k\Omega$	70	100		₫B
Slew Rate (Unity Gain)			13		V/μs
Small Signal Bandwidth			4		MHz

Note 1: Any of the amplifiers can be shorted to ground indefinitely; however, more than one should not be simultaneously shorted, as the maximum junction temperature will be exceeded.

Note 2: Specifications apply for V_S = ±15V, over -25°C to +85°C for the AF160-1C and AF160-2C and over -55°C to +125°C for the AF160-1 and AF160-2, unless otherwise specified.

Note 3: Specifications apply for $V_S = \pm 15V$, $T_A = 25^{\circ}C$.

Applications Information




FIGURE 1, AF160 Schematic

CIRCUIT DESCRIPTION AND OPERATION

A schematic of the AF160 is shown in *Figure 1*. Amplifier A1 is a summing amplifier with inputs from integrator A2 to the non-inverting input and integrator A3 to the inverting input. Amplifier A4 is an uncommitted amplifier.

By adding external resistors the circuit can be used to generate the second order system

$$T(s) = \frac{a_3s^2 + a_2s + a_1}{s^2 + b_2s + b_1}$$

The denominator coefficients determine the complex pole pair location and the quality of the poles where

$$\omega_0 = \sqrt{b_1}$$
 = the radian center frequency

$$Q = \frac{\omega_0}{b_2} = \text{the quality of the complex pole pair}$$

If the output is taken from the output of A1, numerator coefficients a_1 and a_2 equal zero, and the transfer function becomes:

$$T(s) = \frac{a_3 s^2}{s^2 + \frac{\omega_0}{\Omega} s + {\omega_0}^2}$$
 (highpass)

If the output is taken from the output of A2, numerator coefficients \mathbf{a}_1 and \mathbf{a}_3 equal zero and the transfer function becomes:

$$T(s) = \frac{a_2 s}{s^2 + \frac{\omega_0}{\Omega} s + \omega_0^2}$$
 (bandpass)

If the output is taken from the output of A3, numerator coefficients a_3 and a_2 equal zero and the transfer function becomes:

$$T(s) = \frac{a_1}{s^2 + \frac{\omega_0}{2}s + \omega_0^2}$$
 (lowpass)

Using proper input and output connections the circuit can also be used to generate the transfer functions for a notch and allpass filter.

In the transfer function for a notch function a_2 becomes zero, a_1 equals 1, and a_3 equals ω_Z^2 . The transfer function becomes:

$$T(s) = \frac{s^2 + \omega_z^2}{s^2 + \frac{\omega_0}{\Omega} s + \omega_0^2}$$
 (notch)

In the allpass transfer function $a_1 = 1$, $a_2 = -\omega_0/Q$ and $a_3 = \omega_0^2$. The transfer function becomes:

$$T(s) = \frac{s^2 - \frac{\omega_0}{Q}s + {\omega_0}^2}{s^2 + \frac{\omega_0}{Q}s + {\omega_0}^2}$$
 (all pass)

COMMON CONFIGURATIONS

The specific transfer functions for some of the most useful circuit configurations using the AF160 are illustrated in *Figures 2 through 8*. Also included are the gain equations for each transfer function in the frequency band of interest, the Q equation, center frequency equation and the Q determining resistor equation.




FIGURE 2. Non-inverting Input (Q > Q_{MIN}, See Q Tuning Section)

14

a) Non-inverting input (Figure 2) transfer equations are:

$$\frac{e_{h}}{e_{IN}} = \frac{s^{2} \left[\frac{1.1}{1 + \frac{R_{IN}}{10^{5}} + \frac{R_{IN}}{RQ}} \right]}{\Delta} \qquad \text{(highpass)}$$

$$\frac{e_{h}}{e_{IN}} = \frac{-s \omega_{1} \left[\frac{1.1}{1 + \frac{R_{IN}}{10^{5}} + \frac{R_{IN}}{RQ}} \right]}{\Delta} \qquad \text{(bandpass)}$$

$$\frac{e_{g}}{e_{IN}} = \omega_{1} \omega_{2} \left[\frac{1.1}{1 + \frac{R_{IN}}{10^{5}} + \frac{R_{IN}}{RQ}} \right] \qquad \text{(lowpass)}$$

$$\omega_{1} = \frac{10^{9} \frac{1}{8}}{R_{E1}} \qquad \omega_{2} = \frac{10^{9}}{R_{E2}}$$

where

$$\Delta = s^{2} + s \left[\frac{1.1}{1 + \frac{10^{5}}{RO}} + \frac{10^{5}}{R_{IN}} \right] \omega_{1} + 0.1 \omega_{1} \omega_{2}$$

$$\frac{e_{0}}{1 + \frac{10^{5}}{RO}} = \frac{11}{4 + \frac{10^{5}}{RO}}$$

$$\frac{e_{Q}}{e_{IN}}\Big|_{S \to 0} = \frac{11}{\left(1 + \frac{R_{IN}}{10^{5}} + \frac{R_{IN}}{RQ}\right)}$$

$$\frac{e_h}{e_{IN}}\bigg|_{S \to \infty} = \frac{1.1}{\left(1 + \frac{R_{IN}}{10^5} + \frac{R_{IN}}{RQ}\right)}$$

$$\frac{e_b}{e_{lN}} \bigg|_{\omega = \omega_0} = -\frac{\left(1 + \frac{10^5}{RQ} + \frac{10^5}{R_{lN}}\right)}{\left(1 + \frac{R_{lN}}{10^5} + \frac{R_{lN}}{RQ}\right)}$$

$$\omega_0 = \sqrt{0.1 \, \omega_1 \omega_2}$$

$$Q = \left(\frac{1 + \frac{10^5}{R_{IN}} + \frac{10^5}{RQ}}{1.1}\right) \sqrt{0.1 \left(\frac{\omega_2}{\omega_1}\right)}$$

$$RQ = \frac{10^{5}}{\sqrt{0.1 \frac{\omega_{2}}{\omega_{1}}}} - 1 - \frac{10^{5}}{R_{IN}}$$




FIGURE 3. Non-Inverting Input (Q < Q $_{MIN}$, See Q Tuning Section)

b) Non-inverting input (Figure 3) transfer equations are:

$$\frac{e_{h}}{e_{IN}} = \frac{s^{2} \left[\begin{array}{c} 1.1 + \frac{10^{4}}{RQ} \\ \hline 1 + \frac{R_{IN}}{10^{5}} \end{array} \right]}{\Delta} \tag{higher}$$

$$\frac{e_b}{e_{IN}} = \frac{-s \omega_1}{\left(\frac{1.1 + \frac{10^4}{RQ}}{1 + \frac{R_{IN}}{10^5}}\right)}$$
 (bandpass)

$$\frac{e_{\ell}}{e_{1N}} = \frac{\omega_1 \omega_2}{\frac{1}{e_{1N}}} \left[\frac{1.1 + \frac{10^4}{RQ}}{1 + \frac{R_{1N}}{10^5}} \right]$$
 (lowpass)

$$\omega_1 = \frac{10^9}{R_{E1}}$$
 $\omega_2 = \frac{10^9}{R_{E2}}$

where

$$\Delta = s^2 + s \omega_1 \left\{ \begin{array}{l} 1.1 + \frac{10^4}{RQ} \\ -\frac{10^5}{R_{BN}} \end{array} \right\} + 0.1 \omega_1 \omega_2$$

$$\frac{e_{\ell}}{e_{1N}}\Big|_{s \to 0} = \frac{1.1 + \frac{10^4}{RQ}}{0.1 \left(1 + \frac{R_{1N}}{10^5}\right)}$$

$$\frac{e_h}{e_{IN}}\Big|_{s\to\infty} = \frac{1.1 + \frac{10^4}{RQ}}{1 + \frac{R_{IN}}{1 + \frac{10^5}{10^5}}}$$

$$\begin{vmatrix} e_b \\ e_{IN} \end{vmatrix} = -\frac{1 + \frac{10^5}{R_{IN}}}{1 + \frac{R_{IN}}{10^5}}$$

$$\omega_0 = \sqrt{0.1 \, \omega_1 \omega_2}$$

$$Q = \left[\begin{array}{c} 1 + \frac{10^5}{R_{IN}} \\ \hline 1.1 + \frac{10^4}{R\Omega} \end{array} \right] \quad \sqrt{0.1 \frac{\omega_2}{\omega_1}}$$

$$RQ = \frac{10^4}{1 + \frac{10^5}{R_{1N}} \left(\frac{\sqrt{0.1 \frac{\omega_2}{\omega_1}}}{Q} \right) - 1.1}$$




FIGURE 4. Inverting Input

c) Inverting input (Figure 4) transfer function equations

$$\frac{e_h}{e_{IN}} = \frac{-s^2}{\frac{10^4}{R_{IN}}}$$
 (highpass

$$\frac{e_b}{e_{IN}} = \frac{s \, \omega_1 \, \frac{10^4}{R_{IN}}}{\Delta} \qquad \text{(bandpass)}$$

$$\frac{e_{c}}{e_{tN}} = \frac{-\omega_{1} \ \omega_{2}}{\Delta} \frac{10^{4}}{R_{1N}}$$
 (lowpass

$$\omega_1 = \frac{10^9}{R_{E1}}$$
 $\omega_2 = \frac{10^9}{R_{E2}}$

$$\Delta = s^2 + s \omega_1 \begin{bmatrix} 1.1 + \frac{10^4}{R_{1N}} \\ \frac{1}{1} + \frac{10^5}{R_0} \end{bmatrix} + 0.1 \omega_1 \omega_2$$

$$\frac{e_v}{e_{1N}}\Big|_{s\to 0} = -\frac{10^5}{R_{1N}}$$
 (lowpass)

$$\frac{e_h}{e_{IN}}$$
 = $\frac{10^4}{R_{IN}}$ (highpass)

$$\frac{e_{\rm b}}{e_{\rm IN}} \bigg|_{\omega = \omega_0} = \frac{\frac{10^4}{R_{\rm IN}} \left(1 + \frac{10^5}{RO}\right)}{1.1 + \frac{10^4}{R_{\rm IN}}} \quad \text{(bandpass)}$$

$$\omega_0 = \sqrt{0.1 \, \omega_1 \omega_2}$$

$$Q = \begin{bmatrix} 1 + \frac{10^5}{RQ} \\ -\frac{10^4}{1.1 + \frac{10^4}{R\omega_1}} \end{bmatrix} \sqrt{0.1 \frac{\omega_2}{\omega_1}}$$

$$RQ = \frac{10^5}{\frac{Q}{\sqrt{0.1 \frac{\omega_2}{\omega_1}}} \left(1.1 + \frac{10^4}{R_{1N}}\right) - 1}$$




FIGURE 5. Differential Input

d) Differential input (Figure 5) transfer function equations are:

$$\frac{e_h}{e_{IN}} = \frac{s^2}{\frac{10^4}{R_{IN2}}}$$
 (highpass)

$$\frac{e_b}{e_{IN}} = \frac{-s \omega_1}{\frac{R_{IN2}}{R_{IN2}}}$$
 (bandpass)

$$\frac{e_{\tilde{V}}}{e_{IN}} = \frac{\omega_1 \, \omega_2}{\Delta} \frac{10^4}{R_{IN2}} \tag{lowpass}$$

$$\omega_1 = \frac{10^9}{R_{F1}}$$
 $\omega_2 = \frac{10^9}{R_{F2}}$

where
$$\Delta = s^2 + s \omega_1 \begin{bmatrix} 1.1 + \frac{10^4}{R_{1N2}} \\ \frac{1}{1} + \frac{10^5}{RQ} + \frac{10^5}{R_{1N1}} \end{bmatrix} + 0.1 \omega_1 \omega_2$$

$$\frac{e_C}{e_{1N}} = \frac{10^5}{R_{1N2}}$$

$$\frac{e_h}{e_{1N}}$$
 = $\frac{10^4}{R_{1N2}}$

$$\frac{e_{\rm b}}{e_{\rm IN}}\bigg|_{\omega = \omega_0} = \frac{\frac{10^4}{R_{\rm IN2}} \left(1 + \frac{10^5}{R_{\rm IN1}} + \frac{10^5}{RQ}\right)}{\left(1.1 + \frac{10^4}{R_{\rm IN2}}\right)}$$

$$Q = \begin{bmatrix} 1 + \frac{10^5}{RQ} + \frac{10^5}{R_{IN1}} \\ \frac{10^4}{1.1 + \frac{10^4}{R_{IN2}}} \end{bmatrix} \sqrt{0.1 \frac{\omega_2}{\omega_1}}$$

$$RQ = \frac{10^{9}}{\sqrt{0.1 \frac{\omega_{2}}{\omega_{1}}}} \left(1.1 + \frac{10^{4}}{R_{1N2}}\right) - 1 - \frac{10^{5}}{R_{1N1}}$$




FIGURE 6. Output Notch Using All Four Amplifiers

e) Output notch (Figure 6) transfer function equations are:

$$\frac{e_n}{e_{1N}} = \frac{(s^2 + \omega_Z^2)}{\left[\frac{1}{1 + \frac{R_{1N}}{10^5} + \frac{R_{1N}}{RQ}}\right]} \frac{R_q}{R_h}$$

$$\frac{e_n}{s^2 + s \omega_1} \left[\frac{1.1}{1 + \frac{10^5}{RQ} + \frac{10^5}{R_{1N}}}\right] + 0.1 \omega_1 \omega_2$$

$$\omega_1 = \frac{10^9}{R_{F1}}$$
 $\omega_2 = \frac{10^9}{R_{F2}}$ $\omega_0 = \sqrt{0.1 \, \omega_1 \, \omega_2}$

$$\omega_{z} = \omega_{0} \sqrt{\frac{10 R_{h}}{R_{k}}}$$

$$\left. \frac{e_n}{e_{1N}} \right|_{S} \rightarrow 0 = \frac{11}{\left(1 + \frac{R_{1N}}{10^5} + \frac{R_{1N}}{RQ}\right)} \cdot \frac{R_g}{R_c}$$

$$\left.\frac{e_n}{e_{1N}}\right|_{s\to\infty} = \frac{1.1}{\left(1+\frac{R_{1N}}{10^5}+\frac{R_{1N}}{RQ}\right)} \cdot \frac{R_g}{R_h}$$

$$\frac{e_n}{e_{1N}}\Big|_{\omega = \omega_Z} = 0$$




FIGURE 7. Input Notch Using Three Amplifiers

j) Input notch (Figure 7) transfer function equations are:

$$\frac{e_{n}}{e_{1N}} = \frac{\frac{C_{z}}{10^{-9}} \left[s^{2} + \omega_{z}^{2} \right]}{s^{2} + s \omega_{1} \left[\frac{1.1 \text{ RQ}}{10^{5} + \text{RQ}} \right] + \omega_{0}^{2}}$$

$$\omega_1 = \frac{10^9}{R_{F1}} \qquad \omega_2 = \frac{10^9}{R_{F2}}$$

$$\omega_Z = \omega_0 \sqrt{\frac{RF2 \times 10^{-9}}{R_Z C_Z}}$$
 $\omega_0 = \sqrt{0.1 \omega_1 \omega_2}$

$$\frac{e_n}{e_{IN}}\Big|_{\omega \to 0} = -\frac{R_{F2}}{R_Z}$$

$$\frac{e_n}{e_{1N}}\Big|_{\omega \to \infty} = -\frac{C_z}{10^{-9}}$$




FIGURE 8. Allpass

g) Allpass (Figure 8) transfer function equations are:

$$\frac{e_{o}}{e_{1N}} = -\left[\frac{s^{2} - s \omega_{1}}{2 + \frac{R_{1N}}{RO}} + \omega_{0}^{2} \right]$$

$$\frac{e_{o}}{s^{2} + s \omega_{1}} \left[\frac{1.1}{2 + \frac{R_{1N}}{RO}} + \omega_{0}^{2} \right]$$

$$Q = \frac{2 + \frac{10^5}{RO}}{1.1} \sqrt{0.1 \frac{\omega_2}{\omega_1}}$$

$$\omega_1 = \frac{10^9}{R_{F1}}$$
 $\omega_2 = \frac{10^9}{R_{F2}}$ $\omega_0 = \sqrt{0.1 \, \omega_1 \, \omega_2}$

Time delay at $\omega_0 = \frac{2Q}{\omega_0}$ seconds

FREQUENCY TUNING

To tune the AF160 two resistors are required for frequencies between 200 Hz and 10 kHz. For lower frequencies "T" tuning or addition of external capacitors

is required. Using external capacitors allows the user to go as low in frequency as he desires. "T" tuning and external capacitors can be used together.

Two resistor tuning for 200 Hz to 10 kHz

$$R_f = \frac{50.33 \times 10^6}{f_0} \Omega$$





FIGURE 9. Resistive Tuning



"T" resistive tuning for $\rm f_{\rm O} < 200~Hz$

$$R_s = \frac{{R_t}^2}{{R_f} - 2R_t} \hspace{1cm} R_t < \frac{R_F}{2} \label{eq:resolvent}$$





FIGURE 10. T Tuning



RC tuning for $\rm f_{\rm O} < 200~Hz$

$$R_{f} = \frac{0.05033}{f_{o} (C + 1 \times 10^{-9})}$$





FIGURE 11. Low Frequency RC Tuning

Q TUNING

To tune the Q of an AF160 requires one resistor from pins 1 or 2 to ground. The value of the Q tuning resistor depends on the input connection and input resistance as well as the value of the Q. The Q of the unit is inversely proportional to resistance to ground at pin 1 and directly proportional to resistance to ground from pin 2.



For $Q > Q_{MIN}$ in non-inverting mode:

$$RQ = \frac{10^5}{3.48 \, Q - 1 - \frac{10^5}{R_{1N}}}$$





FIGURE 12, Q Tuning for Q \geq Q_{MIN}, Non-Inverting Input

GRAPH D. $Q > Q_{MIN}$, Non-Inverting Input



For Q < Q_{MIN} in non-inverting mode:

$$RQ = \frac{10^4}{0.3162 \cdot \left(1 + \frac{10^5}{R_{IN}}\right)} - 1.1$$





FIGURE 13. Q Tuning for Q \leq Q_{MIN}, Non-Inverting Input

GRAPH E. Q < Q_{M1N}, Non-Inverting Input




For any Q in inverting mode:

$$RQ = \frac{10}{3.16Q \left(1.1 + \frac{10^4}{R_{IN}}\right) - 1}$$

$$0 \xrightarrow{R_{IN}} \frac{2}{1 + \frac{1}{R_{IN}}}$$
AF180

FIGURE 14. Q Tuning Inverting Input

GRAPH F. Q Tuning, Inverting Input



NOTCH TUNING

Two methods to generate notches are the RC input and lowpass/highpass summing. The RC input method requires adding a capacitor and resistor connected to the two integrator inputs. The capacitor connects to "Int 1" and the resistor connects to "Int 2." The output summing requires two resistors connected to the lowpass and highpass output.


For input RC notch tuning:

$$R_Z = \frac{R_F \times 10^{-9}}{C_Z} \qquad \left(\frac{f_O}{f_Z}\right)^2$$

$$AF160 \qquad \qquad \frac{13}{R_Z}$$

$$R_Z = \frac{R_F \times 10^{-9}}{C_Z} \qquad \qquad \frac{13}{R_Z}$$

FIGURE 15. Input RC Notch



For output notch tuning:

$$R_{HP} = \left(\frac{f_Z}{f_O}\right)^2 \frac{R_{LP}}{10}$$

$$AF160$$

$$LP$$


$$LP$$

$$LP$$

$$LP$$

$$LP$$

FIGURE 16. Output Notch



TUNING TIPS

In applications where 2 to 3% accuracy is not sufficient to provide the required filter response, the AF160 stages can be tuned by adding trim pots or trim resistors in series or parallel with one of the frequency determining resistors and the Q determining resistor.

When tuning a filter section, no matter what output configuration is to be used in the circuit, measurements are made between the input and the bandpass (pin 13) output.

Before any tuning is attempted the lowpass (pin 7) output should be checked to see that the output is not clipping. At the center frequency of the section the lowpass output is 10 dB higher than the bandpass output and 20 dB higher than the highpass. This should be kept in mind because if clipping occurs the results obtained when tuning will be incorrect.

Frequency Tuning

By adjusting the resistance between pins 7 and 13 the center frequency of a section can be adjusted. If the input is through pin 1 the phase shift at center frequency will be 180° and if the input is through pin 2 the phase shift at center frequency will be 0°. Adjusting center frequency by phase is the most accurate but tuning for maximum gain is also correct.

"Q" Tuning

The "Q" is tuned by adjusting the resistance between pin 1 or 2 and ground. Low Q tuning resistors will be from pin 2 to ground (Q < 0.6). High Q tuning resistors will be from pin 1 to ground. To tune the Q correctly the signal source must have an output impedance very much lower than the input resistance of the filter since the input resistance affects the Q. The input must be driven through the same resistance the circuit will see to obtain precise adjustment.

The lower 3 dB (45°) frequency, f_L , and the upper 3 dB (45°) frequency, f_H , can be calculated by the following equations:

$$f_{H} = \left(\frac{1}{2\Omega} + \sqrt{\left(\frac{1}{2\Omega}\right)^{2} + 1}\right) \times (f_{O})$$

where fo = center frequency

$$f_L = \left(\sqrt{\left(\frac{1}{2Q}\right)^2 + 1} - \frac{1}{2Q}\right) \times (f_Q)$$

When adjusting the Q, set the signal source to either f_H or f_L and adjust for 45° phase change or a 3 dB gain change.

Notch Tuning

If a circuit has a jw axis zero pair the notch can be tuned by adjusting the ratio of the summing resistors (lowpass/highpass summing) or the input resistance (input RC).

In either case the signal is connected to the input and the proper resistor is adjusted for a null at the output.

Special Cases

When using the input RC notch the unit cannot be tuned through the normal input so an additional 100k resistor can be added at pin 1 and the unit can be tuned normally. Then the 100k input resistor should be grounded and the notch tuned through the normal RC input.

An alternative way of tuning is to tune using the Q resistor as the input. This requires the Q resistor be lifted from ground and connecting the signal source to the normally grounded end of the Q resistor. This has the problem that when the Q resistor is grounded after tuning, its value is decreased by the output impedance of the source. This technique has the advantage of not requiring an additional resistor.

TUNING PROCEDURE (See Figure 17)

Center Frequency Tuning

Set oscillator to center frequency desired for the filter section, adjust amplitude and check that clipping does not occur at the lowpass output pin 5.

Adjust the resistance between pins 13 and 7 until the phase shift between input and bandpass output is 180°.

Q Tuning

Set oscillator to upper or lower 45° frequency (see tuning tips) and tune the Ω resistor until the phase shift is 135° (upper 45° frequency) or 225° (lower 45° frequency).

Zero Tuning

Set the oscillator output to the zero frequency and tune the zero resistor for a null at the output of the summing amplifier.

Gain Adjust

Set the oscillator to any desired frequency and the gain can be adjusted by measuring the output of the summing amplifier and adjusting the feedback resistance.




FIGURE 17. Filter Tuning Setup




FIGURE 18. Single Power Supply Connection Using Uncommitted Amplifier to Split Supply







FIGURE 19. Single Power Supply Connection Using Resistive Dividers







STAGE 2

F_C = 989.3 Hz
Q = 28.34
F_Z = 1007.8 Hz


FIGURE 20. 1010 Hz Notch-Telephone Holding Tone Reject Filter

FILTER DESIGN

Since most filter tables are in terms of a normalized lowpass prototype, the filter to be designed is usually reduced to a lowpass prototype. After the lowpass

transfer function is found, it is transformed to obtain the transfer function for the actual filter desired. *Graph 1* shows the lowpass amplitude response which can be defined by four quantities.

GRAPH I. Lowpass Prototype Response



A_{MAX} = the maximum peak to peak ripple in the passband.

A_{MIN} = the minimum attenuation in the stopband.


fc = the passband cutoff frequency.

f_S = the stopband start frequency.

By defining these four quantities for the lowpass prototype the normalized pole and zero locations and the Q (quality) of the poles can be determined from tables or by computer programs.

To obtain the lowpass prototype for the highpass filter (*Graph J*) A_{MAX} and A_{MIN} are the same as for the lowpass case but $f_C = 1/f_2$ and $f_S \approx 1/f_1$.

GRAPH J. Highpass Response




To obtain the lowpass prototype for a bandpass filter (Graph K) A_{MAX} and A_{MIN} are the same as for the lowpass case but

$$f_C = 1 f_S = \frac{f_S - f_1}{f_A - f_2}$$

where $f_3 = \sqrt{f_1 f_5} = \sqrt{f_2 f_4}$ i.e. geometric symmetry

 $f_5 - f_1 = A_{MIN}$ bandwidth $f_4 - f_2 = Ripple$ bandwidth

GRAPH K. Bandpass Response




To obtain the lowpass prototype for the notch filter ($Graph\ L$) A_{MAX} and A_{MIN} are the same as for the lowpass case and

$$f_C = 1$$
 $f_S = \frac{f_5 - f_1}{f_4 - f_2}$

where $f_3 = \sqrt{f_1 f_5} = \sqrt{f_2 f_4}$

GRAPH L. Notch Response



Normalized Lowpass Transformed To Un-Normalized Lowpass

The normalized lowpass filter has the passband edge normalized to unity. The un-normalized lowpass filter instead has the passband edge at f_C . The normalized and un-normalized lowpass filters are related by the transformation $s=s\omega_C$. This transforms the normalized passband edge s=j to the un-normalized passband edge $s=j\omega_C$.

Normalized Lowpass Transformed To Un-Normalized Highpass

The transformation that can be used for lowpass to highpass is S = $\omega_{\rm C}/{\rm s}$. Since S is inversely proportional to s, the low frequency and high frequency responses are interchanged. The normalized lowpass $1/({\rm S}^2 + {\rm S}/{\rm Q} + 1)$ transforms to the un-normalized highpass

$$\frac{s^2}{s^2 + \frac{\omega_C}{Q}s + \omega_C^2}$$

Normalized Lowpass Transformed To Un-Normalized Bandpass

The transformation that can be used for lowpass to bandpass is S = $(s^2 + \omega_0^2)$ BWs where ω_0^2 is the center frequency of the desired bandpass filter and BW is the ripple bandwidth.

Normalized Lowpass Transformed To Un-Normalized Bandstop (Or Notch)

The bandstop filter has a reciprocal response to a bandpass filter. Therefore a bandstop filter can be obtained by first transforming the lowpass prototype to a highpass and then performing the bandpass transformation.

SELECTION OF TRANSFER FUNCTION

The selection of a function which approximates the shape of the response desired is a complicated process. Except in the simplest cases it requires the use of tables or computer programs. The form of the transfer function desired is in terms of the pole and zero locations. The most common approximations found in tables are Butterworth, Tschebycheff, Elliptic, and Bessel. The decision as to which approximation to use is usually a function of the requirements and system objectives. Butterworth filters are the simplest but have the disadvantage of requiring high order transfer functions to obtain sharp roll-offs.

The Tschebycheff function is a min/max approximation in the passband. This approximation has the property that it is equiripple which means that the error oscillates between maximums and minimums of equal amplitude in the passband. The Tschebycheff approximation, because of its equiripple nature, has a much steeper transition region than the Butterworth approximation.

The elliptic filter, also known as Cauer or Zolotarev filters, are equiripple in the passband and stopband and have a steeper transition region than the Butterworth or the Tschebycheff.

For a specific lowpass filter three quantities can be used to determine the degree of the transfer function: the maximum passband ripple, the minimum stopband attenuation, and the transition ratio (tr = $\omega_{\rm S}/\omega_{\rm C}$). Decreasing $A_{\rm MAX}$, increasing $A_{\rm MIN}$, or decreasing tr will increase the degree of the transfer function. But for the same requirements the elliptic filter will require the lowest order transfer function. Tables and graphs are available in reference books such as "Reference Data for Radio Engineers," Howard W. Sams & Co., Inc., 5th Edition, 1970 and Erich Christian and Egon Eisenmann, "Filter Design Tables and Graphs," John Wiley and Sons. 1966.

For specific transfer functions and their pole locations such text as Louis Weinberg, "Network Analysis and Synthesis," McGraw Hill Book Company, 1962 and Richard W. Daniels, "Approximation Methods for Electronic Filter Design," McGraw-Hill Book Company, 1974, are available.

DESIGN OF CASCADED MULTISECTION FILTERS

The first step in designing is to define the response required and define the performance specifications:

- 1. Type of filter: Lowpass, highpass, bandpass, notch, allpass
- 2. Attenuation and frequency response
- Performance
 Center frequency/corner frequency plus tolerance and stability

Insertion loss/gain plus tolerance and stability

Source impedance

Load impedance

Maximum output noise

Power consumption

Power supply voltage Dynamic range

Maximum output level

Second step is to find the pole and zero location for the transfer function which meet the above requirements. This can be done by using tables and graphs or network synthesis. The form of the transfer function which is easiest to convert to a cascaded filter is a product of first and second order terms in these forms:

First Order Second Order
$$\frac{K}{s + \omega_{R}} = \frac{K}{s^{2} + \frac{\omega_{0}}{Q}s + \omega_{0}^{2}}$$

$$\frac{Ks}{s + \omega_{R}} = \frac{Ks^{2}}{s^{2} + \frac{\omega_{0}}{Q}s + \omega_{0}^{2}}$$

$$\frac{Ks}{s^{2} + \frac{\omega_{0}}{Q}s + \omega_{0}^{2}}$$

$$\frac{Ks}{s^{2} + \frac{\omega_{0}}{Q}s + \omega_{0}^{2}}$$

$$\frac{K(s^{2} + \omega_{z}^{2})}{s^{2} + \frac{\omega_{0}}{Q}s + \omega_{0}^{2}}$$


$$\frac{s^{2} - \frac{\omega_{0}}{Q}s + \omega_{0}^{2}}{s^{2} + \frac{\omega_{0}}{Q}s + \omega_{0}^{2}}$$
(all pass)

Each of the second order functions is realizable by tuning an AF160 stage. By cascading these stages the desired transfer function is realized.


CASCADING SECOND ORDER STAGES

The primary concern in cascading second order stages is to minimize the maximum difference in amplitude from input to output over the frequencies of interest. A computer program is probably required in very complicated cases but some general rules that can be used that will usually give satisfactory results are:





- The highest "Q" pole pair should be paired with the zero pair closest in frequency.
- If highpass and lowpass stages are cascaded the lowpass sections should be the higher frequency and highpass sections the lower frequency.
- In cascaded filters of more than two sections the first section should be the section with "Q" closest to 0.707 and then additional stages should be added in order of least difference between first stage Q and their Q.



Lowpass Elliptic Filter

$$F_{C} = 1$$

$$F_{S} = 1.3$$

$$A_{MAX} = 0.1 \text{ dB}$$

$$A_{MIN} = 40 \text{ dB}$$

$$N = 6$$

$$f_{O1} = 1.0415 \quad Q_{1} = 7.88 \quad f_{Z1} = 1.329 \quad f_{Z}/f_{O} = 1.28 \quad \left(\frac{f_{Z}}{f_{O}}\right)^{2} = 1.63$$

$$f_{O2} = 0.9165 \quad Q_{2} = 1.79 \quad f_{Z2} = 1.664 \quad f_{Z}/f_{O} = 1.82 \quad \left(\frac{f_{Z}}{f_{O}}\right)^{2} = 3.30$$

$$f_{O3} = 0.649 \quad Q_{3} = 0.625 \quad f_{Z3} = 4.1285 \quad f_{Z}/f_{O} = 6.36 \quad \left(\frac{f_{Z}}{f_{O}}\right)^{2} = 40.5$$

$$R_{F1} = \frac{(503.3)}{f_{O1} \times f_{C}} \times 10^{5} \quad R_{F2} = \frac{(503.3)}{f_{O2} \times f_{C}} \times 10^{5} \quad R_{F3} = \frac{(503.3)}{f_{O3} \times f_{C}}$$
at 1000 Hz = f_C

$$R_{F1} = 48.3k \quad R_{F2} = 54.9k \quad R_{F3} = 77.6k$$

6th Order Elliptic Filter





FIGURE 21. Lowpass Elliptic Filter Example

14








FIGURE 22. Switchable Filter Example: 500 Hz/1000 Hz Butterworth Lowpass







STAGE 2

F_C = 2.975 Hz
Q = 0.693
F_Z = 8.865 Hz

FIGURE 23, EEG Delta Filter-3 Hz Lowpass




FIGURE 25, Test Circuit Block Diagram

COMPUTER AIDED DESIGN EXAMPLE*

This design is an example of a 60 Hz notch filter. The response is to have the following specifications:

Maximum passband ripple 0.1 dB

Minimum rejection 35 dB

0.1 dB bandwidth 15 Hz max

-35 dB bandwidth 1.5 Hz min

The steps in the design of this filter are:

- 1. Design a lowpass "prototype" for the filter.
- Transformation of the lowpass prototype into a notch filter design.
- Using the pole and zero locations found in step two calculate the value of the resistors required to build the filter.
- 4. Draw a schematic of filter using values obtained in step three.

PROGRAM NO. 1

RUN

THIS PROGRAM DESIGNS BUTTERWORTH CHEBYCHEFF OR ELLIPTIC NORMALIZED LOWPASS FILTERS WHAT TYPE OF FILTER? B-C-E

ELLIPTIC

DO YOU KNOW THE ORDER OF THE FILTER? Y/N ? NO

INPUT FC,FS,AMAX,AMIN ? 1, 10, .1, 35

FC 1.000 FS 10.000 AMAX .100 AMIN 35.000 N 2.000

ATT AT FS -35.671 (ATTENUATION IN dB)

IS THIS SATISFACTORY ? Y/N

? YES

F Q 1,823 (Line 1.1) .775 (Line 1.2)

14.124 (Line 1.3)

14

^{*}Computer programs shown are user interactive. Underlined copy is user input, non-underlined copy is computer response, and line indications in parenthesis are included for easy identification of data common to several programs.

PROGRAM NO. 2

(DETERMINES UN-NORMALIZED POLE + ZERO LOCATIONS OF FIRST SECTION) (DATA ENTERED FROM PROGRAM NO. 1)

WHAT TYPE FILTER BANDPASS OR NOTCH

? NOTCH

ENTER # OF POLE PAIRS? 1

ENTER # OF JW AXIS ZEROS? 1

ENTER #OF REAL POLES? Q

ENTER # OF ZEROS AT ZERO? 0

ENTER # OF COMPLEX ZEROS? 0

ENTER # OF REAL ZEROS? 0

ENTER F & Q OF EACH POLE PAIR ? 1.823, .775 (FROM LINE 1.1 AND LINE 1.2)

ENTER VALUES OF JW AXIS ZEROS ? 14.124 (FROM LINE 1.3)

ENTER FREQUENCY SCALING FACTOR

ENTER THE # OF FILTERS TO BE DESIGNED

? 1 ENTER THE C.F. AND BW OF EACH FILTER

? 60, 15

OUTPUT OF PROGRAM NO. 2 TRANSFORMED POLE/ZERO LOCATIONS **FIRST SECTION**

POLE LOCATIONS

CENTER FREQ.

56.93601 (From Line 2.3)

11.31813 (From Line 2.4)

63.228877 (From Line 2.5)

11.31813 (From Line 2.6)

Q

JW AXIS ZEROS

59.471339 (From Line 2.1) 60.533361 (From Line 22

PROGRAM NO. 3 (CHECK OF FILTER RESPONSE USING PROGRAM NO. 2 DATA BASE)

RUN

NUMERATOR (ZEROS) $A(I)S \wedge 2+R(I)S+Z(I) \wedge 2$

0 59.471339 0

(From Line 2.1)

2

60.533361

(From Line 2.2)

REAL POLE

COMPLEX POLE PAIRS

56.93601 11.31813 63.228877 11.31813

(From Lines 2.3 and 2.4) (From Lines 2.5 and 2.6)

,	RUN									
	FREQUENCY	NOR. GAIN (DB)	PHASE	DELAY	NOR. DELAY	FREQUENCY	NOR. GAIN (DB)	PHASE	DELAY	NOR. DELAY
	40.000	.032	347.69	.002275	5.847169	60.600	-47.102	169.17	.050801	108.232021
	45.000	.060	342.20	.004107	8.749738	60.800	-33.650	165.48	.051677	110.096278
	50.000	.100	330.70	.009983	21.268142	61.000	-27.577	161.72	.052809	112.508334
	55.000	795	290.54	.046620	99.324027	61.200	-23.418	157.87	.054167	115,403169
	56.000	-2.298	270.61	.063945	136.234562	61.400	-20.198	153.92	.055712	118.694436
	57.000	-5.813	245.51	.072894	155.299278	61.600	-17.554	149.85	.057391	122.270086
	58.000	-12.748	220.19	.065758	140.096912	61.800	-15.308	145.65	.059136	125.989157
	58.200	-14.740	215.54	.063369	135.006390	62.000	-13.362	141.33	.060869	129.681062
	58.400	-17.032	211.06	.060979	129.914831	63.000	-6.557	118.23	.065975	140.559984
	58.600	-19.722	206.76	.058692	125.043324	64.000	-2.936	95.30	.059402	126.556312
i	58.800	-22.983	202.61	.056588	120.561087	65.000	-1.215	76.38	.045424	96.774832
	59.000	-27.172	198.60	.054724	116.589928	66.000	463	62.43	.032614	69.484716
	59,200	-33.235	194.72	.053139	113.212012	67.000	138	52.44	.023498	50.062947
	59.400	-46.300	190.94	.051856	110.478482	70.000	.091	35.43	.010452	22.267368
	59.600	-42.909	7.24	.050888	108.417405	75.000	.085	23.44	.004250	9.054574
İ	59.800	-36.897	3.60	.050242	107.040235	80.000	.060	17.80	.002310	4.921727
	60.00	-35.567	360.00	.049916	106.346516	85.000	.043	14.50	.001460	3.110493
	60.200	-36.887	356.41	.049907	106.326777	90.000	.032	12.31	.001011	2.154297
	60.400	-42.757	352.81	.050206	106.963750					231201
						1				1

PROGRAM NO. 4 **DESIGN OF FIRST SECTION**

>RUN WHICH FILTER AF160 -J OR G? WHAT TYPE OF FILTER SECTION? HIGHPASS-BANDPASS-LOWPASS-NOTCH-ALLPASS ? NOTCH INPUT FC AND Q VALUES ? 56.93601, 11.31813 (FROM LINES 2.3 AND 2.4) INPUT REAL POLE AND CAPACITOR VALUES IF NONE ENTER 0 INPUT ZERO LOCATION ? 59.471339 (FROM LINE 2.1) ARE TUNING INSTRUCTIONS REQUIRED? ? YES

TUNING INSTRUCTION

PHASE SHIFT FROM INPUT TO PIN 13 SHOULD BE 180 DEG. AT 56.93601 HZ. IF TUNING IS REQUIRED, RF2 FROM PINS 7 TO 13 SHOULD BE ADJUSTED. PHASE SHIFT FROM INPUT TO PIN 13 SHOULD BE 135 DEG. AT 59.506798HZ. OR 225 DEG, AT 54.476284 HZ. IF TUNING IS REQUIRED RQ FROM 1 OR 2 TO GROUND SHOULD BE ADJUSTED GAIN AT PIN 11 AT 59.471339 SHOULD BE 0 IF NOT ADJUST RHP FROM PIN 3 TO 10 FOR NULL

FC= 56.93601	Q= 11.31813	F(L-3DB) = 54.476284	F(H-3DB) = 59.506798
GAIN AT F>> FC≈	.00DB		
FUNCTION		CONNECTION	VALUE OF EXTERNAL RESISTORS IN OHMS
R IN	FROM INPUT	TO 1	100000.000
RQ	1	GND	2675.931
RF1	3	14	883960.996
RF2	7	13	883960.996
RLP	5	10	100000.000
RHP	3	10	10910.418
RG	10	11	357910.697
		4	
+V		4	
-v		12	
GND		9	
GND		6	
OUTPUT	PIN 11		

GND GND OUTPUT

PROGRAM NO. 4 DESIGN OF SECOND SECTION


WHAT TYPE OF FILTER SECTION? HIGHPASS-BANDPASS-LOWPASS-NOTCH-ALLPASS? NOTCH NOTCH NOTCH NOTCH CAND Q VALUES? 63.228877, 11.31813 (FROM LINES 2.5 AND 2.6)
INPUT REAL POLE AND CAPACITOR VALUES IF NONE ENTER 0? 0
INPUT ZERO LOCATION? 60.533361 (FROM LINE 2.2)
ARE TUNING INSTRUCTIONS REQUIRED?

TUNING INSTRUCTION

PHASE SHIFT FROM INPUT TO PIN 13 SHOULD BE 180 DEG. AT 63.228877 HZ. IF TUNING IS REQUIRED RF2 FROM PINS 7 TO 13 SHOULD BE ADJUSTED PHASE SHIFT FROM INPUT TO PIN 13 SHOULD BE 135 DEG. AT 66.083802 HZ. OR 225 DEG. AT 60.497289 HZ. IF TUNING IS REQUIRED RQ FROM 1 OR 2 TO GROUND SHOULD BE ADJUSTED GAIN AT PIN 11 AT60.533361 SHOULD BE 0 IF NOT ADJUST RHP FROM PIN 3 TO 10 FOR NULL

	FC= 63.228877	Q= 11.31813	F(L-3DB)= 60.497289	F (H-3DB) = 66.083802
	GAIN AT F ⟨⟨FC=	.00DB		
	FUNCTION	CON	INECTION	VALUE OF EXTERNAL
	RIN	FROM INPUT	TO 1	RESISTORS IN OHMS 100000.000
	RQ	1	GND	2675.931
	RF1	3	14	795984.596
	RF2	7	13	795984.596
	RLP	5	10	100000.000
	RHP	3	. 10	9165.552
	RG	10	11	328044.920
-	+V		4	
-	V		12	

PIN 11






FIGURE 26. Implementation of a 60 Hz Notch From Computer Calculations

DEFINITION OF TERMS

 R_z

A _{MAX}	Maximum passband peak-to-peak ripple
A _{MIN}	Minimum stopband loss
f_Z	Frequency of jw axis pair
f_{O}	Frequency of complex pole pair
Q	Quality of pole
f_{C}	Passband edge
f_S	Stopband edge
A _{HP}	Gain from input to highpass output
ABP	Gain from input to bandpass output
A_{LP}	Gain from input to lowpass output
AAMP	Gain from input to output of amplifier
R _f	Pole frequency determining resistance

 R_{α} Pole Quality determining resistance Frequency above center frequency at which f_H the gain decreases by 3 dB for a bandpass filter

Zero Frequency determining resistance

 f_{\perp} Frequency below center frequency at which the gain decreases by 3 dB for a bandpass filter

вw The bandwidth of a bandpass filter

Order of the denominator of a transfer function

BIBLIOGRAPHY:

R. W. Daniels: "Approximation Methods for Electronic Filter Design," McGraw-Hill Book Co., New York, 1974

G. S. Moschytz: "Linear Integrated Networks Design," Van Norstrand Reinhold Co., New York, 1975

E. Christian and E. Eisenmann, "Filter Design Tables and Graphs," John Wiley & Sons, New York, 1966

A. I. Zverev, "Handbook of Filter Synthesis," John Wiley & Sons, New York, 1967

Burr-Brown Research Corp., "Handbook of Operational Amplifier Design and Applications," McGraw-Hill Book Co., New York, 1971



Active Filters

PREIMINARY

AF161 Dual Universal Active Filter


General Description


The AF161 consists of 2 general purpose state variable active filters in a single package. By using only 4 external resistors for each section, various second order functions may be formed. Low pass, high pass and band pass functions are available simultaneously at separate outputs. In addition, there are 2 uncommitted operational amplifiers which are available for buffering or for forming all pass and notch functions. Any of the classical filter configurations, such as Butterworth, Bessel, Cauer and Chebyshev can be easily formed.

Features

- Independent Q, frequency and gain adjustment
- Very low sensitivity to external component variation
- Separate low pass, high pass and band pass outputs
- Operation to 10 kHz
- Q range to 500
- Wide power supply range—±5V to ±18V
- Accuracy -±1%
- Fourth order functions in one package

Circuit Diagrams





Ceramic Dual-In-Line Package HY24A AF161-1CJ AF161-2CJ Supply Voltage

Power Dissipation

±18V 900 mW/Package

Differential Input Voltage

Output Short-Circuit Duration (Note 1)

Infinite

Operating Temperature Storage Temperature

-25°C to +85°C -25°C to +100°C

Lead Temperature (Soldering, 10 seconds)

300°C

±36V

Electrical Characteristics (Complete Active Filter)

Specifications apply for $V_S = \pm 15V$ and over $-25^{\circ}C$ to $+85^{\circ}C$ unless otherwise specified. (Specifications apply for each section).

PARAMETER	CONDITIONS	MIN	ТҮР	MAX	UNITS
Frequency Range	f _c x Q ≤ 200,000			100k	Hz
Q Range	f _c x Q ≤ 200,000			500	Hz/Hz
f _o Accuracy AF161-1C AF161-2C	$f_C \times Q \le 40,000, T_A = 25^{\circ}C$ $f_C \times Q \le 40,000, T_A = 25^{\circ}C$			±2.5 ±1.0	% %
fo Temperature Coefficient	·	•	±50	±150	ppm/°C
Q Accuracy	$f_C \times Q \le 10,000, T_A = 25^{\circ}C$		ļ	±7.5	%
Q Temperature Coefficient			±300	±750	ppm/°C
Power Supply Current	Vs = ±15V		14.4	22	mA

Electrical Characteristics (Internal Op Amp) (Note 2)

PARAMETER	CONDITIONS	MIN	TYP	MAX	UNITS
Input Offset Voltage	R _S ≤ 10 kΩ @ 25°C		5	10	mV
Input Offset Current			25	100	pA
Input Bias Current			50	200	ρĄ
Large Signal Voltage Gain	$R_L \ge 2k$, $V_{OUT} = \pm 10V$	25	100		V/mV
Output Voltage Swing	R _L = 10 kΩ	±12	±13.5		V
Input Voltage Range		±11	+15/-12		V
Common-Mode Rejection Ratio	RS ≤ 10 kΩ	70	100		dB
Supply Voltage Rejection Ratio	R _S ≤ 10 kΩ	70	100		dB
Slew Rate (Unity Gain)			13		. V/μs
Small Signal Bandwidth			4		MHz

Note 1: Any of the amplifiers can be shorted to ground indefinitely; however, more than one should not be simultaneously shorted as the maximum junction temperature will be exceeded.

Note 2: Specifications apply for $V_S = \pm 15V$, $T_A = 25^{\circ} C$.

Applications Information

The AF161 consists of 2 identical filter sections and 2 uncommitted op amps. The op amps may be used for buffering inputs and outputs, summing amplifiers (for notch filter generation), adjusting gain through the filter sections, additional passive networks to create higher order filters, or simply used elsewhere in the user's system.

The design equations given apply to both sections; however, for clarity, only the pin designations for section 1 will be shown in the examples and discussion.

See the AF100 data sheet for additional information on this type of filter.

The design equations assume that the user has knowledge of the frequency and Q values for the particular design to be synthesized. If this is not the case, various references and texts are available to help the user in determining these parameters. A bibliography of recommended texts can also be found in the AF100 data sheet.

CIRCUIT DESCRIPTION AND OPERATION

A schematic of one section of the AF161 is shown in *Figure 1*. Amplifier A1 is a summing amplifier with inputs from integrator A2 to the non-inverting input and integrator A3 to the inverting input. Amplifier A4 is an uncommitted amplifier.

By adding external resistors the circuit can be used to generate the second order system.

$$T(s) = \frac{a_3s^2 + a_2s + a_1}{s^2 + b_2s + b_1}$$

The denominator coefficients determine the complex pole pair location and the quality of the poles where

$$\omega_0 = \sqrt{b_1}$$
 = the radian center frequency

$$Q = \frac{\omega_0}{b_2}$$
 = the quality of the complex pole pair

If the output is taken from the output of A1, numerator coefficients a1 and a2 equal zero, and the transfer function becomes:

$$T(s) = \frac{a_3s^2}{s^2 + \frac{\omega_0}{Q}s + \omega_0^2}$$
 (high pass)

If the output is taken from the output of A2, numerator coefficients a1 and a3 equal zero and the transfer functions becomes:

$$T(s) = \frac{a_2s}{s^2 + \frac{\omega_0}{\Omega} s + \omega_0^2}$$
 (band pass)

If the output is taken from the output of A3; numerator coefficients a3 and a2 equal zero and the transfer function becomes:

$$T(s) = \frac{a_1}{s^2 + \frac{\omega_0}{\Omega} s + \omega_0^2}$$
 (low pass)

Using proper input and output connections the circuit can also be used to generate the transfer functions for a notch and all pass filter.

In the transfer function for a notch function a2 becomes zero, a1 equals ω_z^2 and a3 equals 1. The transfer function becomes:

$$T(s) = \frac{s^2 + \omega_z^2}{s^2 + \frac{\omega_o}{O} s + \omega_o^2}$$
 (notch)

In the all pass transfer function $a_1 = \omega_0^2$, $a_2 = -\omega_0/Q$ and $a_3 = 1$. The transfer function becomes:

$$T(s) = \frac{s^2 - \frac{\omega_0}{Q}s + \omega_0^2}{s^2 + \frac{\omega_0}{Q}s + \omega_0^2}$$
 (all pass)




FIGURE 1. AF161 Schematic (Section 1)

FREQUENCY CALCULATIONS

For operation above 200 Hz, the frequency of each section of the AF161 is set by 2 equal valued resistors. These resistors couple the output of the first op amp (pin 2) to the input of the second op amp (pin 1) and the output of the second op amp (pin 23) to the input of the third op amp (pin 22).

The value for Rf is given by:

$$R_{f} = \frac{50.33 \times 10^{6}}{f_{o}} \Omega \tag{1}$$

For operation below 200 Hz, "T" tuning should be used as shown in Figure 3.

For this configuration,

$$R_S = \frac{R_T^2}{R_f - 2R_T} \tag{2}$$

where R_T or R_S can be chosen arbitrarily, once R_f is found from equation 1.

Q CALCULATIONS

To set the Ω of each section of the AF161, one resistor is required. The value of the Ω setting resistor depends on the input connection (inverting or non-inverting) and the input resistance. Because the input resistance does affect the Ω , it is often desirable to use one of the uncommitted op amps to provide a buffer between the signal source impedance and the input resistor used to set the Ω .

To determine which connection is required for a particular Q, arbitrarily select a value of $R_{\parallel N}$ (Figure 4) and calculate $Q_{M\parallel N}$ according to equation 3.

$$Q_{MIN} = \frac{1 + \frac{10^5}{R_{IN}}}{3.48}$$
 (3)

If the Q required for the circuit is greater than Q_{MIN} , use equation 4 to calculate the value of R_Q and the connection shown in *Figure 4*.

$$R_{Q} = \frac{10^{5}}{3.48Q - 1 - \frac{10^{5}}{R_{IN}}} \tag{4}$$

If the Q required for the circuit is less than Q_{MIN} , use equation 5 to calculate the value of R_Q and the connection shown in Figure 5.

$$RQ = \frac{10^4}{\frac{0.3162}{Q} \left(1 + \frac{10^5}{R_{IN}}\right) - 1.1}$$
 (5)

Both connections shown in *Figures 4 and 5* are "non-inverting" relative to the phase relationship between the input signal and the low pass output.

For any Q, equation 6 may be used with the "inverting" connection shown in *Figure* 6.

$$R_{Q} = \frac{10^{5}}{3.16 \, Q \left(1.1 + \frac{10^{4}}{R_{IN}}\right) - 1} \tag{6}$$




FIGURE 2. Frequency Tuning

FIGURE 3. "T" Tuning for Low Frequency

FIGURE 4. Connection for Q > Q_{MIN}




FIGURE 5. Connection for $Q < Q_{\mbox{MIN}}$



FIGURE 6. Connection for Any Q, Inverting

14

NOTCH TUNING

When the low pass output and the high pass output are summed together, the result is a notch (Figure 7).




FIGURE 7. Notch Filter

The relationship between RLP, RHP, f_O and f_Z , the location of the notch, is given by equation 7.

$$R_{HP} = \left(\frac{f_z}{f_0}\right)^2 \frac{R_{LP}}{10}.$$
 (7)

Again, it is advantageous to use one of the uncommitted op amps to perform this summing function to prevent loading of this stage or the resistors RLP and RHP from effecting the Q of subsequent stages. Resistor R can be used to set the gain of the filter section.

GAIN CALCULATIONS

The following list of equations will be helpful in calculating the relationship between the external components and various important parameters. The following definitions are use:

AL — Gain from input to low pass output at DC AH — Gain from input to high pass output at high

AB — Gain from input to band pass output at center frequency

For Figure 4:

$$A_{L} = \frac{11}{\Delta}$$

$$A_{H} = \frac{1.1}{\Delta}$$

$$-\left(1 + \frac{10^{5}}{R_{Q}} + \frac{10^{5}}{R_{IN}}\right)$$

$$\Delta = 1 + \frac{R_{IN}}{10^{5}} + \frac{R_{IN}}{R_{Q}}$$

For Figure 5:
$$A_{L} = \frac{11 + \frac{10^{5}}{R_{Q}}}{\Delta}$$

$$1.1 + \frac{10^{4}}{R_{Q}}$$

$$A_{B} = \frac{-\left(1 + \frac{10^{5}}{R_{1N}}\right)}{\Delta}$$

$$\Delta = 1 + \frac{R_{1N}}{10^{5}}$$

For Figure 6:

$$A_{L} = -\frac{10^{5}}{R_{IN}}$$

$$A_{H} = -\frac{10^{4}}{R_{IN}}$$

$$A_{B} = \frac{\frac{10^{5}}{R_{IN}} \left(1 + \frac{10^{5}}{R_{Q}}\right)}{\frac{11 + \frac{10^{5}}{R_{IN}}}{\frac{10^{5}}{R_{IN}}}$$

For Figure 7:

At low frequency, when $f_0 < f_2$, the gain to the output of the summing op amp is:

$$A_{L} = \frac{11\left(\frac{R}{R_{LP}}\right)}{\left(1 + \frac{R_{IN}}{10^{5}} + \frac{R_{IN}}{R_{Q}}\right)}$$

At high frequency, when $f_O > f_Z$, the gain to the output of the summing op amp is:

$$A_{H} = \frac{1.1 \left(\frac{R}{R_{HP}}\right)}{\left(1 + \frac{R_{IN}}{10^{5}} + \frac{R_{IN}}{R_{Q}}\right)}$$

At the notch, ideally the gain is zero (0).

TUNING TIPS

In applications where 2% to 3% accuracy is not sufficient to provide the required filter response, the AF161 stages can be tuned by adding trim pots or trim resistors in series or parallel with one of the frequency determining resistors and the Q determining resistor.

When tuning a filter section, no matter what output configuration is to be used in the circuit, measurements are made between the input and the band pass output.

Before any tuning is attempted, the low pass output should be checked to see that the output is not clipping. At the center frequency of the section, the low pass output is 10 dB higher than the band pass output and 20 dB higher than the high pass. This should be kept in mind because if clipping occurs, the results obtained when tuning will be incorrect.

Frequency Tuning

By adjusting resistor R_f , center frequency of a section can be adjusted. Adjusting center frequency by phase is the most accurate but tuning for maximum gain is also correct.

Q Tuning

The Q is tuned by adjusting the RQ resistor. To tune the Q correctly, the signal source must have an output impedance very much lower than the input resistance of the filter since the input resistance affects the Q. The input must be driven through the same resistance the circuit will "see" to obtain precise adjustment.

The lower 3 dB (45°) frequency, f_L , and the upper 3 dB (45°) frequency, f_H , can be calculated by the following equations:

$$f_{H} = \left(\frac{1}{2\Omega} + \sqrt{\left(\frac{1}{2\Omega}\right)^{2} + 1}\right) \times (f_{0})$$

where fo = center frequency

$$f_L = \left(\sqrt{\left(\frac{1}{2Q}\right)^2 + 1} - \frac{1}{2Q}\right) \times (f_0)$$

When adjusting the Q, set the signal source to either f_H or f_L and adjust for 45° phase change or a 3 dB gain change.

Notch Tuning

If a circuit has a jw axis zero pair, the notch can be tuned by adjusting the ratio of the summing resistors (low pass/high pass summing).

In either case, the signal is connected to the input and the proper resistor is adjusted for a null at the output.

TUNING PROCEDURE

Center Frequency Tuning

Set oscillator to center frequency desired for the filter section, adjust amplitude and check that clipping does not occur at the low pass output.

Adjust the R_f resistor until the phase shift between input and band pass output is 180° or $0^\circ,$ depending upon the connection.

Q Tuning

Set oscillator to upper or lower 45° frequency (see tuning tips) and tune the Q resistor until the phase shift is 135° (upper 45° frequency) or 225° (lower 45° frequency).

Zero Tuning (Notch Tuning)

Set the oscillator output to the zero frequency and tune one of the summing resistors for a null at the output of the summing amplifier.

Gain Adjust

Set the oscillator to any desired frequency and the gain can be adjusted by measuring the output of the summing amplifier and adjusting the feedback resistance.

DESIGN EXAMPLE

Assume 2 band pass filters are required to separate FSK data.

The gain through each filter is to be 10 V/V (20 dB).

Since the design is similar for both sections, only the first section design will be shown for the example.

(a) From equation 1

$$R_f = \frac{50.33 \times 10^6}{f_0} = \frac{50.33 \times 10^6}{800}$$

$$R_{f} = 62.9k$$

(b) Checking Ω_{MIN} from equation 3, arbitrarily let $R_{IN} = 300 k_{\odot}$

$$Q_{MIN} = \frac{1 + \frac{10^5}{R_{IN}}}{3.48} = \frac{1 + \frac{10^5}{3 \times 10^5}}{3.48} = 0.383$$

Since the Q required for the design (Q = 40), is greater than Ω_{MIN} , the circuit of Figure 4 or Figure 6 may be used. Arbitrarily we shall select the circuit of Figure 4.

(c) From equation 4, RQ is found to be


$$R_{Q} = \frac{10^{5}}{3.48Q - 1 - \frac{10^{5}}{R_{IN}}} = \frac{10^{5}}{(3.48)(40) - 1 - \frac{10^{5}}{3 \times 10^{5}}}$$
or $R_{Q} = 725\Omega$

(d) Calculate the center frequency gain for Figure 4.

$$A_{B} = \frac{-\left(1 + \frac{10^{5}}{R_{Q}} + \frac{10^{5}}{R_{IN}}\right)}{\left(1 + \frac{R_{IN}}{10^{5}} + \frac{R_{IN}}{R_{Q}}\right)} = \frac{-\left(1 + 137.9 + 0.333\right)}{\left(1 + 3.0 + 414\right)}$$

$$A_{R} = 0.333 \text{ V/V}$$

Since the gain at f_0 is 0.333 V/V, a gain of 10 V/V can be obtained by using the uncommitted operational amplifier with a gain of 30.03 as shown in Figure 8.



3201.7 Hz f22

356.9 Hz

2113.3 Hz

 f_{z1}

Applications Information (Continued) Cutoff 2025 Hz Stop Band Edge 1270 Hz Band Pass Ripple 1.5 dB Rejection 59 dB 2049.6 Hz f_{c2} Q2 2934.8 Hz fc1 Õ1 8.21 1.75 24.45k 1216.9 Hz f_{z2} fz1 803.3 Hz 7206 Hz

FIGURE 12. High Pass Low Speed Asynchronous FSK Modern Filter

Standard Resistance Values are obtained from the Decade Table by multiplying by multiples of 10. As an example, 1.33 can represent 1.33 Ω , 133 Ω , 1.33 k Ω , 1.33 k Ω , 1.33 k Ω .

Standard 5% and 2% Resistance Values

OHMS	онмѕ	онмѕ	онмѕ	онмѕ	онмѕ	онмѕ	онмѕ	онмѕ	онмѕ	OHMS	MEGO	нмѕ
10	27	68	180	470	1,200	3,300	8,200	22,000	56,000	150,000	0.24	0.62
11	30	75	200	510	1,300	3,600	9,100	24,000	62,000	160,000	0.27	0.68
12	33	82	220	560	1,500	3,900	10,000	27,000	68,000	180,000	0.30	0.75
13	36	91	240	620	1,600	4,300	11,000	30,000	75,000	200,000	0.33	0.82
15	39	100	270	680	1,800	4,700	12,000	33,000	82,000	220,000	0.36	0.91
16	43	110	300	750	2,000	5,100	13,000	36,000	91,000		0.39	1.0
18	47	120	330	820	2,200	5,600	15,000	39,000	100,000		0.43	1.1
20	51	130	366	910	2,400	6,200	16,000	43,000	110,000		0.47	1.2
22	56	150	390	1,000	2,700	6,800	18,000	47,000	120,000		0.51	1.3
24	62	160	430	1,100	3,000	7,500	20,000	51,000	130,000		0.56	1.5

Decade Table Determining 1/2% and 1% Standard Resistance Values

1											
1.00	1.21	1.47	1.78	2.15	2.61	3.16	3.83	4.64	5.62	6.81	8.25
1.02	1.24	1.50	1.82	2.21	2.67	3.24	3.92	4.75	5.76	6.98	8.45
1.05	1.27	1.54	1.87	2.26	2.74	3.32	4.02	4.87	5.90	7.15	8.66
1.07	1.30	1.58	1.91	2.32	2.80	3.40	4.12	4,99	6.04	7.32	8.87
1.10	1.33	1.62	1.96	2.37	2.87	3.48	4.22	5.11	6.19	7.50	9.09
1.13	1.37	1.65	2.00	2.43	2.94	3.57	4.32	5.23	6.34	7.68	9.31
1.15	1.40	1.69	2.05	2.49	3.01	· 3.65	4.42	5.36	6.49	7.87	9.53
1.18	1.43	1.74	2.10	2.55	3.09	3.74	4.53	5.49	6.65	8.06	9.76

AF101 High Band Splitter Filter


general description

The AF101 is a fourth order high pass elliptic filter designed to pass frequencies above 1200 Hz. This filter is used to separate the high band of frequencies from the low band in a Dual Tone Multi Frequency (DTMF) Touch Tone® receiver. The unit is fully tuned and requires no external components — only power supply, input, and output connections.

features

- Fully tuned
- · High input impedance
- Low output impedance
- Wide power supply range ±5V to ±18V

connection diagram



Ceramic Dual-In-Line Package HY24A AF101CJ

Note: Only those pin functions marked with a □ need be connected for normal operation. All other pins are internal connections or test points; DO NOT USE.


absolute maximum ratings

Supply Voltage	±18V
Power Dissipation	1W
Input Voltage	±36V
Output Short Circuit Duration	Infinite
Lead Temperature (soldering, 10 sec.)	300°C
Operating Temperature Range	0°C to +70°C
Storage Temperature Range	-25°C to +100°C

electrical characteristics $V_S = \pm 12V$ to $\pm 15V$, $T_A = 0^{\circ}C$ to $70^{\circ}C$, unless otherwise specified.

PARAMETER	SYMBOL	CONDITIONS	MIN	TYP	MAX	UNITS
Cutoff Frequency	f _C			1190	1209	Hz
Passband Ripple	AMAX	1190 to 1660 Hz	-0.5	0	0.5	dB
Stopband Edge	f_S		941	955		Hz
Stopband Attenuation	AMIN		25	28		dB
Gain	AO	at 1336 Hz	-0.5	0	+0.5	d₿
Group Delay	gd				2 .	ms
Input Impedance	ZIN		30k	32k		Ω
Output Impedance	z_0	Į.		< 1	5	Ω
Operating Supply Voltage	VS	·	±5		±18	٧
Power Supply Current	is	V _S = ±15V		5	9	mA.

typical performance characteristics





Active Filters

AF102 Dial Tone Reject Filter

general description


The AF102 is a fourth order elliptic highpass filter designed to reject frequencies below 650Hz. This filter rejects the 350Hz and 440Hz dial tone frequencies present on a telephone line. The unit is fully tuned and requires no external components — only input, output and power supply connections.

features

- Fully tuned
- High input impedance
- Low output impedance
- Wide power supply range

±5V to ±18V

connection diagram



Ceramic Dual-In-Line Package HY24A AF102CJ

Note: Only those pin functions marked with a D need be connected for normal operation. All other pins are internal connections or test points; DO NOT USE.


absolute maximum ratings

Supply Voltage	±18V
Power Dissipation	. 1W
Input Voltage	±36V
Output Short Circuit Duration	Infinite
Lead Temperature (soldering, 10 sec.)	300°C
Operating Temperature Range	0°C to +70°C
Storage Temperature Range	-25°C to +100°C

electrical characteristics $V_S = \pm 12V$ to $\pm 15V$, $T_A = 0^{\circ}C$ to $70^{\circ}C$, unless otherwise specified.

PARAMETER	SYMBOL	CONDITIONS	MIN	TYP	MAX	UNITS
Cutoff Frequency	fc			685	697	Hz
Passband Ripple	AMAX	f = 685Hz to 1660Hz	-0.5	О	. 0.5	dB
Stopband Frequency	f _s		440	450		Hz
Stopband Attenuation	AMIN	f < 440 Hz	34	35		dB
Gain	Ao	at 941 Hz	-0.5	ο	0.5	dB
Group Delay	gd				2	ms
Input Impedance	Z _{IN}		29k	30k		Ω
Output Impedance	z _o			< 1	5	Ω
Power Supply Voltage	VS		±5		±18	V
Power Supply Current	Is	V _S = ±15V		5	9	mA

typical performance characteristics



AF103 Low Band Splitter

general description


The AF103 is a fourth order elliptic low pass filter designed to reject frequencies above 1200 Hz and pass signals below 950 Hz. This filter is used to separate the low band of frequencies from the high band in a Dual Tone Multi Frequency (DTMF) Touch Tone[®] receiver. The unit is fully tuned and requires no external components — only power supply, input and output connections.

features

- Fully tuned
- High input impedance
- Low output impedance
- Wide power supply range

±5V to ±18V

connection diagram



Ceramic Dual-In-Line Package HY24A AF103CJ

Note: Only those pin functions marked with a ☐ need be connected for normal operation. All other pins are internal connections or test points; DO NOT USE.

® Registered service mark of AT&T Company.


absolute maximum ratings

Supply Voltage ±18V Power Dissipation 1W Input Voltage ±36V **Output Short Circuit Duration** Infinite Lead Temperature (soldering, 10 sec.) 300°C Operating Temperature Range 0°C to +70°C -25°C to +100°C Storage Temperature Range

electrical characteristics $V_S = \pm 12V$ to $\pm 15V$, $T_A = 0^{\circ}C$ to $70^{\circ}C$, unless otherwise specified.

PARAMETER	SYMBOL	CONDITIONS	MIN	TYP	MAX	UNITS
Cutoff Frequency	fc		941	955		Hz
Passband Ripple	AMAX	f = 686 Hz to 955 Hz	-0.5	0	0.5	dB
Stopband Frequency	f _S			1190	1209	Hz
Stopband Attenuation	AMIN	f > 1200 Hz	25	28		dB
Gain	Ao	at 852 Hz	-0.5	0	0.5	dB
Group Delay	gd				2	ms
Input Impedance	ZIN	,	30k	33k		Ω
Output Impedance	z _o	ŕ		< 1	5	Ω
Operating Supply Voltage	٧s		±5		±18	V
Power Supply Current	1s	V _S = ±15V		5	9	mA

typical performance characteristics



Active Filters

AF111, AF112, AF113, AF114 Dual Filters

general description

The AF111 through AF114 are dual bandpass filters tuned to the DTMF (Touch Tone®) frequencies. Each filter is a second order bi-quad section. The filters have a gain of one at the center frequency and a Ω of 15.


features

- No external adjustments
- fc ± 0.5%
- $Q = 15 \pm 1$
- Gain 0 ± 0.25 dB
- High input impedance > 100k
- Low output impedance < 1 ohm

	Filter 1	Filter 2
AF111	697 Hz (L1)	770 Hz (L2)
AF112	852Hz (L3)	941 Hz (L4)
AF113	1209 Hz (H1)	1336 Hz (H2)
AF114	1477 Hz (H3)	1633 Hz (H4)

connection diagram and equivalent circuit

Ceramic Dual-In-Line Package HY24A AF111CJ AF113CJ AF114CJ



Note: Only those pin functions marked with a □ need be connected for normal operation. All other pins are internal connections or test points; DO NOT USE.

® Registered service mark of AT&T Company.

absolute maximum ratings

Supply Voltage ±18V
Power Dissipation 1W
Differential Input Voltage ±36V
Output Short Circuit Duration (Note 1) Infinite
Lead Temperature (soldering, 10 sec.) 300°C
Operating Temperature 0°C to +70°C
Storage Temperature -25°C to +100°C

electrical characteristics $V_S = \pm 12V$ to $\pm 15V$, $T_A = 25^{\circ}C$, unless otherwise specified.

PARAMETER	SYMBOL	CONDITIONS	MIN	TYP	MAX	UNITS
Frequency	fo					
AF111CJ	_	Filter 1		697		Hz
4544001		Filter 2		770	1	Hz
AF112CJ		Filter 1		852	ŀ	Hz
AF113CJ		Filter 2 Filter 1		941		Hz Hz
, , , , , , , , , , , , , , , , , ,		Filter 2		1336		Hz.
AF114CJ		Filter 1	٠.	1477		Hz
		Filter 2		1633		Hz
fo Accuracy		T _A = 25°C	-0.5%		+0.5%	%
fo Temperature Coefficient	$\Delta f_{O}/\Delta T$	0°C ≤ T _A ≤ 70°C		±50	j	ppm/°C
Q	Q		14.5	15	15.5	Hz/Hz
Q Temperature Coefficient	ΔΩ/ΔΤ	$0^{\circ}C \leq T_{A} \leq 70^{\circ}C$		±300	±750	ppm/°C
Power Supply Current	Is			5	9	mA
Gain	Α _V		-0.25	0	+0.25	dB
Gain Temperature Coefficient	$\Delta A_V/\Delta T$	0°C ≤ T _A ≤ 70°C		±300		ppm/°C
Group Delay	gd			1	10	ms
Output Impedance	z _O	1		<.1	5	Ω
Input Impedance	ZIN		90k	100k		Ω

Note 1: Any output can be shorted to ground indefinitely; however, more than one should not be simultaneously shorted, as the maximum junction temperature will be exceeded.

AF121, AF122 DTMF Bandpass Filters


General Description

The AF121 and AF122 are 6th order elliptic bandpass filters designed for use with digital DTMF detectors. These filters are compatible with tone detector circuits such as the Rockwell CRC8030 and the Mostek MK5102 DTMF digital receivers. The filters provide 40 dB separation between the high and low frequency signaling groups and the dial tone frequencies. The bandpass feature eliminates the need for a separate dial tone reject filter.

Features

- Compatible with Rockwell CRC8030 and Mostek MK5102
- Gain 0 ±0.5 dB
- Ripple 2 dB peak to peak
- Input Impedance 175 kΩ min
- Power Supply ±5V to ±18V

Connection Diagram



Unspecified pins are for internal use only and should not be used for external connection.

Order Number AF121-1CJ, AF121-2CJ AF122-1CJ, AF122-2CJ

14

Absolute Maximum Ratings

_	
Supply Voltage	±18V
Power Dissipation	1W
Input Voltage	±100V
Output Short Circuit Duration	Infinite
Operating Temperature Range	0°C to 70°C
Storage Temperature Range	~25°C to +100°C
Lead Temperature (Soldering, 10 seconds)	300°C

Electrical Characteristics $V_S = \pm 12V$ to $\pm 15V$, $T_A = 0^{\circ}C$ to $70^{\circ}C$ unless otherwise specified.

			AF121-2CJ			ļ	ij		
SYMBOL	PARAMETER	CONDITIONS	MIN	TYP	MAX	MIN	TYP	MAX	UNITS
Ao	Gain	f = 800 Hz	-0.5	0	0.5	-1.5	0	1.5	dB
AMAX	Ripple (Pk to Pk)	697 Hz ≤ f ≤ 950 Hz		1.5	2			5	dB
AMIN	Rejection	f≤500 Hz, f≥1200 Hz	-40			-38			dB
ZIN	Input Impedance		175			175			kΩ
ZOUT	Output Impedance			1			1		Ω
vos	DC Offset			30	80	ĺ	30	130	m∨
PD	Power Dissipation	$T_A = 25^{\circ}C, V_S = \pm 15V$		165	270		165	270	mW mW
Vcc	Power Supply	V _{CC} = (V ⁺) - (V ⁻)	10		36	10,		36	VDC
		CONDITIONS	AF122-2CJ			AF122-1CJ			
SYMBOL	PARAMETER		MIN	TYP	MAX	MIN	TYP	MAX	UNITS
AO	Gain	f = 1405 Hz	-0.5	0	0.5	-1.5	0	1.5	dB
AMAX	Ripple (Pk to Pk)	1209 Hz \leq f \leq 1633 Hz		1.2	2			4	dB
AMIN	Rejection	f ≥ 2200 Hz, f ≤ 950 Hz	-40			-38			dB
ZIN	Input Impedance		175			175			kΩ
ZOUT	Output Impedance	:		1 1			1		Ω
Vos	DC Offset			20	70		20	120	mV
PD	Power Dissipation	T _A = 25°C, V _S = ±15V		165	270		165	270	mW mW
		$V_{CC} = (V^{+}) - (V^{-})$	10	1 3	i	1	1	36]

Typical Performance Characteristics




FIGURE 1. Output Swing vs Power Supply Voltage




FIGURE 2. Typical Amplitude Response

Applications Information

The DTMF receivers used to detect signals from pushbutton telephones require at least 2 filters. In recent years single chip integrated circuits have been designed to detect the signaling tones and perform the logic functions required in DTMF receivers. These receivers still require input band splitting filters to separate the 2 input tones. Two such detectors are the Rockwell CRC8030 and the Mostek MK5102. The National Semiconductor AF121-2CJ and AF122-2CJ are bandpass filters which provide 40 dB separation between the bands. The AF121 and AF122 filters are 6th order elliptic bandpass filters. The AF121-2CJ and AF122-2CJ have 0 dB ± 0.5 dB gain at the center of the pass band with a maximum ripple of 2 dB peak to peak. The stop band rejection is greater than 40 dB. Figure 2 shows the typical amplitude response of the 2 filters.

Figure 3 is the block diagram of a tone receiver system using the AF121 and AF122 to split the input signal into low group and high group signals. The signals are next passed through AGC circuits which provide amplitude correction to equalize the signal level in the 2 channels and to provide a known level to the limiters. The limiters have a threshold setting circuit such that signals which exceed the threshold will appear at the inputs of the digital tone detector.

The input bandpass filters reject the dial tone signals, when present, and provide enough rejection to noise and extraneous signals to assure a low error rate system. The AGC amplifiers equalize the tone levels in each band. This allows the detection of signals with large twists. The AGC amplifiers also provide up to 24 dB gain to the tone signal, allowing operation over a wide range of input levels.

The National Semiconductor AF104 AGC amplifier is a linear fixed gain device with an input attenuator controlled by the average output amplitude. Additional circuitry provides fast recovery when a burst of signal is applied to the input. The typical recovery time of the circuit is one half cycle of the input frequency.

The limiters can be built of discrete components using a comparator such as the National Semiconductor LM339. The limiter threshold can be set by using the internal reference of the AF104, which is a +5V regulator. This provides a stable threshold independent of the system power supply. Since none of the analog circuits are dependent on the power supply for a reference and all the circuits have good common-mode rejection, a simple power supply is all that is required as long as the supply voltages remain greater than ±9V.




FIGURE 3. Tone Receiver Block Diagram Using Rockwell CRC8030

Figure 4 shows a complete circuit for interfacing to Mostek's MK5102. The limiters are formed using a single LM2901 and provide hysteresis to prevent oscillations at the input of the decoder.

The AF121-1CJ and AF122-1CJ are DTMF band splitter filters for applications with less stringent electrical requirements.




FIGURE 4. Tone Receiver Circuit Using Mostek MK5102

AF132 Dual PCM Transmit/Receive Filter


General Description

The AF132 filter circuits are specifically designed to meet the less stringent requirements of the PBX and PABX telephone industry. Special attention has been given not only to the electrical filtering requirements, but also to the physical size, environmental, life and cost requirements.

The filters are manufactured using a well understood and dependable thick film technology using laser trimmed resistors and the highest quality components.

Features

- No external components required
- Active laser trimmed
- Consistent uniform product
- Insensitive to time and temperature
- Wide power supply range ±9V to ±15V



Ceramic Dual-In-Line Package HY24A AF132CJ

Absolute Maximum Ratings

Supply Voltage ±18V
Power Dissipation 1W/Package
Input Voltage ±18V
Output Short-Circuit Duration Continuous
Operating Temperature Range 0°C to +70°C
Storage Temperature Range -25°C to +100°C
Lead Temperature (Soldering, 10 seconds) 300°C

Electrical Characteristics

Unless otherwise noted, these specifications apply over the temperature range from 0° C to $\pm 70^{\circ}$ C and are tested using ± 12 V power supplies, but are guaranteed for any symmetrical power supply operating between ± 9 V to ± 15 V.

	DADAMETED	COMPLETIONS	T	TRANSMIT			RECEIVE			
	PARAMETER	CONDITIONS	MIN	TYP	MAX	MIN	TYP	MAX	UNITS	
Ao	Voltage Gain	f = 800 Hz	-0.5	0	0.5	− 0.5	0.14	0.5	dB	
$\Delta \mathbf{A}$	Ripple	300 Hz \leq f \leq 3000 Hz, (Note 1)		±0.35	±0.5		±0.35	±0.5	dB	
Α	Gain (Stop Band)	f > 5.3 kHz				-20			dB	
Α	Gain (Stop Band)	f > 4.6 kHz	-20						₫B	
eo	Output Voltage Swing	V _{CC} ±12 V, R _L = 2k		20		20			Vp-p	
V_{os}	Output DC Offset		-100		100	-100		100	mV	
ZIN	Input Impedance	DC to 10 kHz, T _A = 25°C	90k	100k		90k	100k		Ω	
Zo	Output Impedance	DC to 10 kHz, T _A = 25°C		0.5	1		0.5	1	Ω	
PSRR	Power Supply Rejection	120 Hz to 3.4 kHz		97			97		d₿	
		3.4 kHz to 25 kHz		90		1	90		dB	
P_{D}	Power Dissipation	V _{CC} = ±12V		135	220				mW	
		V _{CC} = ±15V	<u> </u>	190	270	Ĺ		Ĺ	mW	

Note 1: For the receive section, ripple is specified as the deviation from the ideal pass band response that would result if the off characteristics were compensated perfectly, and assumes the inclusion of a sample and hold.

 $\begin{bmatrix} SIN & \frac{\pi f}{8000} \\ \frac{\pi f}{8000} \end{bmatrix} roll$

Applications Information

GENERAL

The transmit and receive filters are both third order elliptic low pass filters that have been specifically designed for 8 kHz sampled data systems found in telephone PCM communication systems and some military systems, (Figure 1).

The transmit filter is designed to provide a flat band pass response from DC to 3.0 kHz and attenuate signals above 4.5 kHz to prevent these signals from occuring in the sampled data.

The receive filter is designed to receive the sampled data in order to reconstruct the original analog signal. Because the information has been processed through a sample and hold technique, the amplitude information in the band pass has a characteristic SIN X/X response. The purpose of the receive filter is to provide the neces-

sary response to compensate for the input signal frequency response and restore the amplitude information to a flat band pass characteristic.

The block diagram in Figure 2, indicates the basic construction of the AF132.

All other pins not shown connected should be left open.

PROVIDING LOW FREQUENCY ROLL-OFF

In most systems, it is necessary to have a low frequency high pass filter in front of the transmit filter to attenuate 60 Hz and 120 Hz. Some attenuation can be achieved by capacitively coupling the input signal, with the proper value of capacitor, C, selected to trade off 60 Hz attenuation with the amount of band pass

flatness near 300 Hz. The capacitor is easily selected since the input impedance (resistive only) is specified. A second, and more desirable solution, is shown in Figure 4. This filter makes use of the AF100 as a second order high pass filter. It provides 22 dB of attenuation of 60 Hz, and has less than 0.03 dB effect on the band pass characteristics at 300 Hz.

TESTING

The circuit in Figure 5 is typical of that used by National Semiconductor to test the active filters. In testing and in

actual application, the filter must be driven from a low impedance source (Rs $\leq 50\Omega).$

CODEC

National Semiconductor presently manufactures two monolithic circuits designed to perform the entire companding coder/decoder function. Before proceeding with your design, please contact National for information about these devices, the MMS8100 and the LF2700.





FIGURE 1. PCM Block Diagram

FIGURE 2. Capacitive Coupling to Provide Low Frequency Roll-Off

AF132 TRANSMIT FILTER SECTION


The transmit section is a third order elliptic low pass filter designed to provide a flat amplitude response from 300 Hz to 3.0 kHz, and 20 dB or more attenuation of signals above 4.5 kHz.



Transmit Filter

AF132 RECEIVE FILTER SECTION

The receive section is a third order elliptic low pass filter designed to receive PCM information. Because this information has been transmitted in a sampled data PCM system, the amplitude information has been degraded by the inherent SIN X/X sampling function. The receive filter approximates the required function that is necessary to compensate the frequency response and restore a flat band pass response.



Receive Filter

FREQUENCY	ATTENUATION
60 Hz	−22 dB
120 Hz	- 6 dB
180 Hz	−1.5 dB
300 Hz	0.03 dB




FIGURE 3. Providing 60 Hz Attenuation




FIGURE 4. Test Circuit

AF133/AF134 PCM Transmit/Receive Filters


General Description

The AF133 and AF134 filter circuits are specifically designed to meet the stringent requirements of the telephone industry. Special attention has been given not only to the electrical filtering requirements of the D3 channel bank, but also to the physical size, environmental, life and cost requirements.


The filters are manufactured using a well understood and dependable thick film technology using laser trimmed resistors and the highest quality components.

Features

- No external components required
- Active laser trimmed
- Consistent uniform product
- Insensitive to time and temperature
- Designed for D3 system requirements
- Wide power supply range ±12V to ±15V



Ceramic Dual-In-Line Package HY24A AF133-1CJ AF133-2CJ



Ceramic Dual-In-Line Package HY24A AF134-1CJ AF134-2CJ

Absolute Maximum Ratings

Supply Voltage
Power Dissipation
Input Voltage
Output Short-Circuit Duration
Operating Temperature Range
Storage Temperature Range

±18V 1W/Package ±18V Continuous 0°C to +70°C -25°C to +100°C

Electrical Characteristics

Unless otherwise noted, these specifications apply over the temperature range from 0° C to $\pm 70^{\circ}$ C and are tested using ± 12 V supplies, but are guaranteed for any symmetrical supply operation between ± 12 V to ± 15 V.

AF133 Transmit Filter

				AF133-1	1	AF133-2			UNITS
SYMBOL	PARAMETER	CONDITIONS	MIN	TYP	MAX	MIN	TYP	MAX	
FREQUEN	CY RESPONSE								
	Voltage Gain	(Note 2)	1						
Α		f = 3.4 kHz	-1.5	−0.6	0	-0.9	-0.6	0	dB
A	Ì	f = 4 kHz		-16	-14		-16	-15	dB
A	{	$f \ge 4.5 \text{ kHz}$	ĺ	-33	-30		-33	-32	dB
ΔΑ	Pass Band Ripple	$300\;Hz\leq f\leq 3\;kHz$		±0.08	±0.3		±0.08	±0.125	d₿
Δt	Differential Delay	$1~kHz \le f \le 2.6~kHz$		60	90		60	80	μs
$\Delta A_0/\Delta T$	Gain Stability with Temperature	$f = kHz$, $e_{IN} = 0.1 Vrms$		0.0015			0.0015		dB/°C
$\Delta A_O/\Delta t$	Gain Stability with Time	f = 1 kHz, e _{IN} = 0.1 Vrms		0.0005			0.0005		dB/Yr
THD	Distortion	f = 1 kHz, e _{1N} = 0.1 Vrms		0.1	0.5		0.1	0.5	%
en	Output Noise Voltage	10 Hz to 50 kHz, $e_{IN} = 0V$, $T_A = 25^{\circ}C$		150	250		150	250	μVp⋅p
e _O	Output Voltage Swing	$V_{CC} = \pm 12V, R_{L} = 2k,$ $A = A_{Q}, \text{ (Note 2)}$	10	15		10	15		Vp-p
Vos	Output DC Offset		-100		100	-25		25	m∨
z _{IN}	Input Impedance	DC to 10 kHz, T _A = 25°C	100k	'		100k	1		Ω
Zo	Output Impedance	DC to 10 kHz, T _A = 25°C	Ì	0.5	1		0.5	1	Ω
PSRR	Power Supply Rejection	120 Hz to 3.4 kHz	1	97		97	i	l	dB
	ł	3.4 kHz to 25 kHz		90		90	Ì		dB
PD	Power Dissipation	V _{CC} = ±12V	1	135	220	ļ	135	220 .	mW
	1	V _{CC} = ±15V		190	270		190	270	mW

Note 1: The voltage gain may be adjusted. Refer to application discussion.

Note 2: The AF133 requires an external gain resistor, (R = 133k typ). All gain measurements assume gain at DC set for 0 dB at 1 kHz.

Electrical Characteristics

AF134 Receive Filter

SYMBOL	PARAMETER	CONDITIONS	L	AF134-1			AF134-2		UNITS
			MIN	TYP	MAX	MIN	TYP	MAX	UNITS
FREQUEN	CY RESPONSE								
	Voltage Gain	(Notes 1 and 2)		Γ	T			<u> </u>	
		f = 1 kHz	-0.08	0.22	0.52	0.095	0.22	0.345	d
Ao		f = 3.4 kHz	-1.2	~0.6	0	-0.9	~0.6	0	di
Α .		f = 4 kHz	l	-12	-10	l	-12	-11	di
Α .		f > 4.5 kHz]	-25	-24	ļ	-26	25	dE
A		f = 8 kHz	İ	-31	-30	İ	−31	-30	dE
ΔΑ	Pass Band Ripple	300 Hz \leq f \leq 3 kHz, (Note 2)	-0.3		0.3	-0.125	0	0.125	de
					l		ĺ		
Δt	Differential Delay	$1 \text{ kHz} \le f \le 2.6 \text{ kHz}$		80	90		80	90	μ
$\Delta A_{Q}/\Delta T$	Gain Stability with Temperature	f = 1 kHz, e _{1N} = 0.1 Vrms	1	0.0015	{	l i	0.0015		dB/°C
$\Delta A_0/\Delta t$	Gain Stability with Time	f = 1 kHz, e _{IN} = 0.1 Vrms		0.0005	ĺ		0.0005		dB/Y
THD	Distortion	f = 1 kHz, e _{IN} = 0.1 Vrms		0.1	0.5		0.1	0.5	%
e _n	Output Noise Voltage	10 Hz tò 50 kHz, e _{IN} = 0V, T _A = 25°C		150	250		150	250	μVpp
e _o	Output Voltage Swing	V _{CC} = ±12V, R _L = 2k	10	15		10	15	1	Vp-ı
V _{os}	Output DC Offset	V _{IN} = 0V, T _A = 25°C	-100		100	-25		25	mV
ZIN	Input Impedance	DC to 10 kHz, TA = 25°C	100k			100k			Ω
z _o	Output Impedance	DC to 10 kHz, TA = 25°C		0.5	1		0.5	1	Ω
PSRR	Power Supply Rejection	120 Hz to 3.4 kHz	1	97		97	l i		dB
		3.4 kHz to 25 kHz	}	90		90		l	dB
PD	Power Dissipation	V _{CC} = ±12V		135	220		135	220	mW
i	`	VCC = ±15V	1	190	270		190	270	mW

Note 1: The voltage gain may be adjusted. Refer to application discussion.

8000

Note 2: For the AF134, the pass band ripple specifications do not refer to the AF134 itself. This specification is the deviation from the ideal

band pass response that would result if the $\begin{bmatrix} SIN & \frac{\pi I}{8000} \\ \frac{\pi f}{\pi f} \end{bmatrix}$

roll-off characteristic were compensated perfectly, and assumes the inclusion of an ideal


sample and hold.

Applications Information

GENERAL

The AF133 and AF134 are both fifth order elliptic low pass filters that have been specifically designed for 8 kHz sampled data systems found in telephone PCM communication systems and some military systems, (Figure 1).

The AF133 transmit filter is designed to (a) provide a very flat band pass response from DC to 3.2 kHz, (b) attenuate signals at 4 kHz (1/2 the sampling rate) by at least 16 dB to prevent "aliasing" or "frequency folding" in the sampled data, and (c) attenuate signals above



4.5 kHz to prevent these signals from occuring in the sampled data.

The AF134 receive filter is designed to receive the sampled data in order to reconstruct the original analog signal. Because the information has been processed through a sample and hold technique, the amplitude information in the band pass has a characteristic (SIN X)/X response. The purpose of the AF134 filter is to provide the necessary response to compensate for the input signal frequency response and restore the amplitude information to a flat pass band characteristic.

GAIN ADJUST

The block diagram in Figure 2 indicates the basic connection of the AF133.

It consists of 2 separate sections which are connected together externally by the user by jumpering pin 5 to pin 8.


Because it is desirable to have the ability to adjust the voltage gain of the filter, provision has been made to do so by omitting the gain setting resistor in the feedback path of the output operational amplifier. For this reason, an external resistor must be added between pins 17 and 18 to render the filter operative. The nominal value of the resistor required is 133 k Ω for a 0 dB voltage gain.

All other pins not shown connected should be left open.

Likewise, provision has been made for the user to adjust the gain of the AF134 receive filter as shown in *Figure 3*.

Although R1 and/or R2 are not required for normal operation, it can be easily seen that the addition of R1 (across the internal 100k resistor) will increase the gain, whereas the addition of R2 (across the internal feedback resistor) will decrease the gain.

Obviously, R1 and R2 can be replaced by a single pot with the wiper arm tied to pin 18.



R_G = 133 kΩ for 0 dB gain (nominal)

FIGURE 2. Functional Diagram of AF133




FIGURE 3. AF134 Gain Adjust

PROVIDING LOW FREQUENCY ROLL-OFF

In some systems, it is necessary to have a low frequency high pass filter in front of the transmit filter to attenuate 60 Hz and 120 Hz. Some attenuation can be achieved by capacitively coupling the input signal, with the proper value of capacitor, C, selected to trade off 60 Hz attenuation with the amount of band pass flatness

near 300 Hz. The capacitor is easily selected since the input impedance (resistive only) is specified. A second, and more desirable solution, is shown in *Figure 4*. This filter makes use of the AF100 as a second order high pass filter. It provides 22 dB of attenuation of 60 Hz, and has less than 0.03 dB effect on the band pass characteristics at 300 Hz.

FREQUENCY	ATTENUATION
60 Hz	−22 dB
120 Hz	−6 dB
180 Hz	1.5 dB
300 Hz	−0.03 dB




FIGURE 4. Providing 60 Hz Attenuation

TESTING

The circuit shown below is typical of that used by National Semiconductor to test the active filters. In testing and in actual application, the filter must be driven from a low impedance source (Rs \leq 50 Ω).

CODEC

National Semiconductor presently manufactures 2 monolithic circuits designed to perform the entire companding coder/decoder function. Before proceeding with your design, please contact National for information about these devices, the MM58100 and the LF2700.




FIGURE 6. AF133 Pass Band Frequency Response




FIGURE 9. Normalized Gain Variation with Temperature




FIGURE 7. AF134 Pass Band Frequency Response




FIGURE 10. Output Voltage Swing vs Power Supply Voltage




FIGURE 8. Group Delay as a Function of Frequency





FIGURE 11. Power Supply Current vs Power Supply Voltage

AF133 TRANSMIT FILTER


The AF133 is a fifth order elliptic low pass filter designed to provide a flat amplitude response from 300 Hz to 3.2 kHz, 16 dB attenuation at 4 kHz (one-half the PCM sampling frequency) and 33 dB or more attenuation of signals above 4.5 kHz. The gain of the filter is set by one external resistor.



AF133 Transmit Filter

AF134 RECEIVE FILTER

The AF134 is a fifth order elliptic low pass filter designed to receive PCM information from the D3 channel bank. Because this information has been transmitted in a sampled data PCM system, the amplitude information has been degraded by the inherent SIN X/X sampling function. The AF134 filter approximates the required function that is necessary to compensate the frequency response and restore a flat band pass response.



AF134 Receive Filter



Active Filters

AF137 Dual PCM Transmit/Receive Filter


General Description

The AF137 filter circuits are specifically designed to meet the less stringent requirements of the PBX and PABX telephone industry. Special attention has been given not only to the electrical filtering requirements, but also to the physical size, environmental, life and cost requirements.

The filters are manufactured using a well understood and dependable thick film technology using laser trimmed resistors and the highest quality components.

Features

- No external components required
- Active laser trimmed
- Consistent uniform product
- Insensitive to time and temperature
- Wide power supply range ±5V to ±15V



Ceramic Dual-In-Line Package HY24A AF137-CJ

Absolute Maximum Ratings

Supply Voltage Power Dissipation Input Voltage **Output Short-Circuit Duration** Operating Temperature Range -25°C to +100°C Storage Temperature Range Lead Temperature (Soldering, 10 seconds)

Electrical Characteristics

Unless otherwise noted, these specifications apply over the temperature range from 0°C to +70°C and are tested using ±12V power supplies, but are guaranteed for any symmetrical power supply operating between $\pm 9V$ to $\pm 15V$.

±18V

±18V

300°C

1W/Package

Continuous

0°C to +70°C

·			Т	RANSMI	Г		UNITS			
	PARAMETER	CONDITIONS	MIN	TYP	MAX	MIN	TYP	MAX		
Ao	Voltage Gain	f = 800 Hz	-0.5	0	0.5	-0.5	0.14	0.5	dB	
ΔΑ	Ripple	$300 \text{Hz} \le f \le 3000 \text{Hz}$ (Note 1)		±0.2	±0.5		±0.25	±0.5	dB	
Α	Gain	f < 3400	-0.9	-0.45	0	-0.9	-0.54	0	dB	
Α	Gain (Stop Band)	f > 4000		-14.3	-13.5			-13.5	dB	
Α	Gain (Stop Band)	$f > 4.6 \mathrm{kHz}$		-30	-29		-28	-27.5	dB	
eo	Output Voltage Swing	V _{CC} = ±12V, R _L = 2k		20	<u> </u>	20	į		V _{p-p}	
Vos	Output DC Offset		-100		100	-100		100	m∨	
ZIN	Input Impedance	DC to 10 kHz, $T_A = 25^{\circ}C$		359k (Note 2)			81.5k		Ω	
z _O	Output Impedance	DC to 10 kHz, T _A = 25°C		0.5	1		0.5	1	Ω	
N _V	Output Noise				15	ļ		15	dBrnco	
PSRR	Power Supply Rejection Ratio	120 Hz to 3.4 kHz 3.4 kHz to 25 kHz	40 40	97 90		40 40	97 90		dB dB	
$P_{\overline{D}}$	Power Dissipation	V _{CC} ≈ ±12V V _{CC} ≈ ±5V		135 40	220 80				mW mW	

Note 1: For the receive section, ripple is specified as the deviation from the ideal pass band response that would result if the off characteristics were compensated perfectly, and assumes the inclusion of a sample and hold.

SIN 8000

Note 2: Input impedance varies with frequency: DC = 354 k Ω , 10 kHz = 116 k Ω .

Applications Information

GENERAL

The transmit and receive filters are both third order elliptic low pass filters that have been specifically designed for 8 kHz sampled data systems found in telephone PCM communication systems and some military systems, (Figure 1).

The transmit filter is designed to provide a flat band pass response from DC to 3.0 kHz and attenuate signals above 4.5 kHz to prevent these signals from occuring in the sampled data.

The receive filter is designed to receive the sampled data in order to reconstruct the original analog signal. Because the information has been processed through a sample and hold technique, the amplitude information in the band pass has a characteristic SIN X/X response. The purpose of the receive filter is to provide the necessary response to compensate for the input signal frequency response and restore the amplitude information to a flat band pass characteristic.

The block diagram in Figure 2, indicates the basic construction of the AF137.

All other pins not shown connected should be left open.

PROVIDING LOW FREQUENCY ROLL-OFF

In most systems, it is necessary to have a low frequency high pass filter in front of the transmit filter to attenuate 60 Hz and 120 Hz. Some attenuation can be achieved by capacitively coupling the input signal, with the proper value of capacitor, C, selected to trade off 60 Hz attenuation with the amount of band pass

flatness near 300 Hz. The capacitor is easily selected since the input impedance (resistive only) is specified. A second, and more desirable solution, is shown in Figure 4. This filter makes use of the AF100 as a second order high pass filter. It provides 22 dB of attenuation of 60 Hz, and has less than 0.03 dB effect on the band pass characteristics at 300 Hz.

TESTING

The circuit in Figure 5 is typical of that used by National Semiconductor to test the active filters. In testing and in

actual application, the filter must be driven from a low impedance source (Rg $\leq 50\Omega$).

CODEC

National Semiconductor presently manufactures two monolithic circuits designed to perform the entire companding coder/decoder function. Before proceeding with your design, please contact National for information about these devices, the MM58100 and the LF2700.




FIGURE 1. PCM Block Diagram




FIGURE 2. Functional Diagram of AF137

FIGURE 3. Capacitive Coupling to Provide Low Frequency Roll-Off

FREQUENCY	ATTENUATION
60 Hz	-22 dB
120 Hz	- 6 dB
180 Hz	1.5 dB
300 Hz	0.03 dB




FIGURE 4. Providing 60 Hz Attenuation





FIGURE 5. Test Circuit

AF137 TRANSMIT FILTER SECTION


The transmit section is a third order elliptic low pass filter designed to provide a flat amplitude response from 300 Hz to 3.0 kHz, and 29 dB or more attenuation of signals above 4.6 kHz.



Transmit Filter

AF137 RECEIVE FILTER SECTION

The receive section is a third order elliptic low pass filter designed to receive PCM information. Because this information has been transmitted in a sampled data PCM system, the amplitude information has been degraded by the inherent SIN X/X sampling function. The receive filter approximates the required function that is necessary to compensate the frequency response and restore a flat band pass response.



Receive Filter

14



AF104 / AF105 AGC Amplifier

general description


The AF104 AGC Amplifier is a direct coupled amplifier whose voltage gain is internally controlled by the output signal. The gain control feedback system is AC coupled so that DC signals do not affect the gain.

features

- Optional gain adjustment
- High input impedance 100k

- OdBm output level
- Internal reference
- Wide supply voltage range ±9V to ±18V
- Input level range +10dBm (2.45V RMS)
- Frequency range 500 Hz to 10 kHz

connection diagram



Ceramic Dual-In-Line Package HY24A AF104CJ AF105CJ

^{*}Internally connected. DO NOT USE.


absolute maximum ratings

Supply Voltage	±18V
Power Dissipation	1W
Input Voltage	, ±36V
Output Short Circuit Duration	Infinite
Lead Temperature (soldering, 10 sec.)	300°C
Operating Temperature Range	0°C to +70°C
Storage Temperature Range	-25°C to +100°C

electrical characteristics $V_S = \pm 12V$ to $\pm 15V$, $T_A = 0^{\circ}C$ to $70^{\circ}C$, unless otherwise specified.

PARAMETER	SYMBOL	CONDITIONS	MIN	TYP	MAX	UNITS
Output Level	Vo	Single 1 kHz tone of $-22 \le A \le +10 \mathrm{dBm}$	0.35	0	0.35	dBm
Input Level	VIN		-20		+10	d₿m
Input Impedance	ZIN			100		$k\Omega$
,	1	AE104	21.4 22.4	22 23	22.6 23.6	dB dB
Open Loop Gain	Ao	AF105	22.4	< 1	25.0	Ω
Output Impedance	Zo				1 1	
Recovery Time		Input step from no signal, OdBm, 1kHz tone		5		ms
Power Supply Voltage	VS	i e	±9		±18	٧
	Is ⁺			5.5	11	mA
Power Supply Current V ⁺ V ⁻	IS-			2.5	5	mΑ
Operating Frequency Range	-		0.5	0.3 To 12	10	kHz

equivalent circuit



OPEN LOOP GAIN ADJUSTMENT

The open loop gain is internally set to 21 dB but can be externally adjusted by adding one external resistor. The practical limits are 0dB to 40dB. When the gain is increased the bandwidth is decreased.

OUTPUT LEVEL ADJUSTMENT


The output level can be adjusted by connecting a 100k pot between pin 17 and ground with the wiper arm connected to pin 18. Output level can be adjusted

±10dB without affecting other parameters such as loop time constant and recovery time.


EXTENDING LOW FREQUENCY RESPONSE


An external capacitor in parallel with the internal loop time constant capacitor will extend the low frequency response and lower the distortion through the AGC. It has the effect of slowing the response time due to the longer loop time constant. To maintain amplitude stability at low frequencies an external capacitor should be added in parallel with the loop coupling capacitor.

test circuits



typical performance characteristics






transient response


Input 0, 0.77V Step (1 kHz)

Output




Input 0dBm, +6.0 dBm (1 kHz)

Output



Input -10dBm, -4.0 dBm (1 kHz)

Output



AF110 Dual Detector And Comparator


general description

The AF110 has two fullwave detector and comparator circuits designed to convert an AC input to logic output. The output is open collector and can be connected to be compatible with most logic families. A provision for hysterisis is provided by the addition of an external resistor. The threshold is set for -2.0dBm (600 chm).


features

- Internal reference
- Floating open collector logic output
- Preset threshold
- Wide power supply range ±9V to ±18V

connection diagram



Ceramic Dual-In-Line Package HY24A - AF110CJ



*Internally connected. DO NOT USE.

Typical Connection for T²L Logic with Hysterisis

absolute maximum ratings


Supply Voltage	±18V
Power Dissipation	1W
Input Voltage	±36V
Output to Negative Supply Voltage (VOUT - V)	50V
Ground to Negative Supply Voltage (GND - V)	30V
Output Short Circuit Duration	10 sec
Operating Temperature Range	0°C to +70°C
Storage Temperature Range	-25°C to +100°C
Lead Temperature (soldering, 10 sec)	300°C

electrical characteristics (each section) $V_S = \pm 12V$ to $\pm 15V$, $T_A = 0^{\circ}C$ to $70^{\circ}C$, unless otherwise specified.

PARAMETER	SYMBOL	CONDITIONS	MIN	TYP	MAX	UNITS
Threshold (Note 1)	Vt	600 Hz ≤ f ≤ 1700 Hz	0.600	0.615	0.630	VRMS
Output Saturation Voltage	VOL	IOUT = 50 mA, TA = 25°C			1.5	V
Output Leakage Current	ЮН	V _{OUT} = 35V, T _A = 25°C	ļ	1	10	nA
Saturation Voltage	VOL	V ⁺ ≥ 4.5V, V ⁻ = 0V, ISINK ≤ 8mA			0.4	V
Power Supply Current V ⁺		V _S = ±15V		11.5 10.5	18 12	mA mA
Input Impedance	ZIN			50k		Ω
Power Supply Voltage	٧s		±9		±18	V

Note 1: Tone present — output transistor saturated; tone not present — output transistor off or switching at a rate greater than one transition per 10 msec.

test circuit



AF110CJ Switching Threshold



Active Filters

AF120 Generalized Impedance Converter, GIC

general description

The AF120 contains a pair of operational amplifiers and four precision thin film resistors connected as shown below. A gyrator may be formed by adding one external capacitor; or a frequency dependent negative resistance FDNR may be formed by adding two external capacitors. In the gyrator mode, $Z_{IN} \propto j\omega C,$ which is equivalent to a grounded inductor. In the FDNR mode, $Z_{IN} \propto -1/$ $\omega^2 \text{C1C2}$. The AF120 may also be used in pairs to form ungrounded inductors or inductor networks. Thus, with appropriate transformations, the GIC makes possible an active realization of any low-frequency ladder filter network. The advantage of ladder filters being, of course, that they exhibit lower sensitivity to component variations than any other type of filter realization. Temperature coefficient of the internal resistors is equal and opposite in sign to that of poly-

styrene capacitors, thus RC products exhibit approximately zero TC.

features


- Matched internal resistors
- 7500Ω ±0.1%
- Resistor TC = +110 ±30 ppm/°C
- Supply voltage ±5 to ±18V
- Input impedance 7500Ω


applications

- Gyrator, Z


 s
- Frequency dependent negative resistance, $Z \propto 1/s^2$
- Use in low-frequency active ladder filter networks

schematic and connection diagrams





Metal Can Package H10A AF120CH AF120H +A_{IN}



absolute maximum ratings

Supply Voltage, V_S Power Dissipation, T_A = 25°C Derate 18 mW/°C above 60°C Operating Temperature, TA

AF120

AF120C

Storage Temperature, TSTG Lead Temperature (Soldering, 10 seconds)

±18V 500 mW

-55°C to +125°C -25°C to +85°C


-65°C to +150°C 300°C


electrical characteristics T_A = 25°C, V_S = ±5 to ±15V, except as noted


			AF120			AF120C			UNITS
	PARAMETER	CONDITIONS	CONDITIONS MIN TYP MAX		MAX	MIN TYP		MAX	UNITS
IZ _{IN} I	Input Impedance		7425	7500	7575	7350	7500	7650	Ω
θ	Phase (Note 1)		89.5	90	90.5	89	90	91	DEG
Vos	DC Voltage measured at Input Terminal	(Figure 1)		1	8		1	10	m۱
	R1, R2, R3, R4		7485	7500	7515	. 7470	7500	7530	2
	R2/R3		0.999	1.000	1.001	0.998	1.000	1.002	
TC	Resistor Temp, Coeff.		80	110	140	50	110	170	ppm/°
٧o	Op Amp Output Voltage	V _S = ±15V, R _L = 2k	±10	±13		±10	±13	ļ	
I _{sc}	Op Amp Short-Circuit Output Current	V _S = ±15V		20			20		m.
1 _S	Supply Current	V _S = ±15V		3	5.6	1	3	5.6	m


Note 1: 90° indicates that connection actually simulates a pure inductor.


typical performance characteristics











applications information

The generalized impedance converter GIC is a versatile tool for realization of inductive components in low-sensitivity filters. The driving point impedance is $Z_L(s) = k(s) \ Z_L(s)$. The input impedance of the AF120 is

$$Z_i = \frac{Z1Z3Z5}{Z2Z4}$$
 (Refer to Figure 2)

which reduces to

$$Z_i = \frac{Z1Z5}{Z2}$$

since Z3 = R3, Z4 = R2 and R2 = R3. No more than one or two of Z1, Z2 and Z5 may be external capacitors. Internal resistor R4 is available for use as Z5, and internal resistor R1 may be used as either Z1 or Z2. External resistors of other values may be substituted for R1 or R4 if proper attention is paid to temperature coefficients. The TC of internal resistors is +110

 $\pm 30~\text{ppm/}^{\circ}\text{C}$ to compensate for the TC of polystyrene capacitors.

The AF120 may be used for the following impedance conversions:

Positive impedance converter (PIC) - k(s) is positive and real

$$Z2 = R1, Z5 = R4, k = R4/R1 = +1,$$


 $Z_1(\omega) = Z1(\omega)$ (trivial case)

Positive impedance inverter (PII) - k(s) is positive and real

Z1 = R1, Z5 = R4, k = R1R4 =
$$(7500)^2$$

Z₁(ω) = R1R4/Z2(ω)

If Z2 is an external capacitor, then Z_i (ω) = R1R2j ω C, and Z_i (s) \propto (s)



V_{IN} ≤ 1Vrms @ 1053 Hz

FIGURE 1. Test Circuit




FIGURE 2. GIC Circuit




FIGURE 3. Gyrator (Inductive Element)






FIGURE 4. FDNR (D Element)


applications information (con't)



(a) Prototype



(b) Filter after Frequency and Impedance Transformation



(c) GIC Active Realization

FIGURE 5. Third-Order Butterworth Highpass Filter

Frequency dependent negative resistance (FDNR)

$$Z2 = R1, k = 1/R1$$

 $Z_i = Z1(\omega)Z5(\omega)/R1$

If Z1 and Z5 are both external capacitors, then $Z_i = -1/R1\omega^2C1C5$, and $Z_i(s) \propto -1/s^2$

GIC elements are especially useful for active simulation of low-sensitivity passive ladder filters. Symmetrically terminated ladder filters exhibit an exceptionally low sensitivity to changes in network element value; in fact, they exhibit the lowest sensitivity of any filter type. This means that practical realization of multistage filter functions may be achieved with moderate tolerance components, and that component shifts due to temperature variations will have minimal effect on the filter transfer function. Additionally, a great deal of ladder filter design information exists in handbook form; hence the value of the GIC as a network element. Several examples are given on the following pages for the realization of filters with grounded inductors, with ungrounded inductors, and with both grounded and ungrounded inductors.

Highpass Filter (with Grounded Inductors)

Figure 5 shows the development of the GIC active realization of the prototype ladder filter of Figure 5(a). The network is first designed with normalized values for all components. Next, the component values are transformed according to the desired characteristic impedance and cutoff frequency of the filter. To transform from prototype normalized values where $R_{\rm O}$ = 1 and $\omega_{\rm c}$ = 1,

$$\begin{array}{l} \mbox{Multiply all R and L by R}_{O} \\ \mbox{Divide all C by R}_{O} \\ \mbox{Divide all L and C by } \omega_{c} \end{array} \right) \mbox{to obtain} \left\{ \begin{array}{l} \mbox{R = R}_{O} \, \mbox{R}_{N} \\ \mbox{L = R}_{O} \, \mbox{L}_{N} / \omega_{c} \\ \mbox{C = C}_{N} / \mbox{R}_{O} \omega_{c} \end{array} \right. \label{eq:eq:continuous}$$

where N subscripts indicate original normalized values.

Lowpass Filter (with Ungrounded Inductors)

Since the simple GIC realization of an inductor results only in a grounded inductor, a network transformation is necessary in order to use the GIC in a lowpass filter. Figure 6 shows the frequency and impedance transformation of the prototype lowpass filter, followed by a 1/s impedance transformation. When this 1/s transformation is made, the performance of the filter is unchanged, therefore the transformation is valid. The

applications information (con't)

resultant circuit shown in Figure 6(c) allows the realization of the prototype ungrounded inductor circuit with a grounded D element (FDNR). To make the 1/s transformation, each impedance is multiplied by 1/s so that

each R is replaced by a C = $1/\omega_c R$, each L is replaced by an R = ω_c L, and each C is replaced by a D = C/ω_c .

Examination of the GIC realization of an FDNR in Figure 4 will reveal that a resistive path from FDNR terminal 10 must exist to ground in order to supply bias current to the internal amplifiers. The circuit of Figure 6(c) is, therefore, incomplete as no resistive path exists from D element to ground. If a large R were shunted across D, that R would appear in Figure 6(b)

as an inductor across the C. The solution is to place large R's across the C's in Figure 6(c) which appear as large inductors across R_O of Figure 6(b), and thus do not significantly affect the transfer function except near $\omega = 0$. The resultant network appears in Figure 6(d). The transfer function at ω = 0 is T(0) = 0.5, therefore resistors RA and RB must be chosen to affect this value. Then $T(0) = 0.5 = R_B/(R_A + R_B + 2R_O)$.


The GIC realization of the lowpass filter, complete with low-frequency compensation appears in Figure 6(e). Note again, that C1 and C5 can be varied or can be unequal just so long as C1C5R1 = D. Also note that in the final transformation of Figure 6(c)

$$D = C_N / \omega_c^2 R_O$$


$$R = R_O I ...$$

R = ROLN

 $C = 1/\omega_c R_O R_N$




(b) Filter after Frequency and Impedance Transformation




(a) Prototype

(c) Filter after 1/s Transformation



RA, RB >> RO RB = RA + 2RO

(d) Final Circuit with Low-Frequency Compensation



(e). Active Realization

FIGURE 6. Third-Order Butterworth Lowpass Filter

14

applications information (con't)

GIC Embedding

Ungrounded inductors may be simulated by embedding an ungrounded resistor between two GIC's as shown in Figure 7(a). Actually, the embedded element may be any 2 or 3-terminal network and the GIC may be given any of its realizable impedance transformations Z(s), $Z(s^{-2})$, $Z(s^{-1})$ or $Z(s^2)^*$.

Bandpass Filter (with Grounded and Ungrounded Inductors)

Direct RC active simulation of this filter requires the use of GIC embedding techniques (as described above) because there is no transformation which will eliminate all ungrounded L or D elements. *Figure 8* shows the step-by-step realization of a 6-pole Butterworth bandpass filter.


The filter circuit of Figure 8(c) constructed with AF120 and with R and C values shown performed as indicated

*Z(s²) is not realizable with the AF120.


in the plot of *Figure 9*. Note that the band center and cutoff frequencies occur at the design points as indicated by the phase measurements at 0° C and $\pm 135^{\circ}$ C.

The circuit of Figure 8(c) is simplified with a shorthand notation for the GIC's. This shorthand circuit is equivalent to the GIC as shown in Figure 10.


The final circuit for the bandpass filter of Figure 8 contains six capacitors, one for each pole of the 6-pole network. This circuit then contains a minimum number of reactive elements to satisfy the prototype design. A dc path to ground exists for all GIC elements in this design so no additional resistors are needed for dc compensation. Note also that even though one and two percent components have been used throughout the circuit and the C_DC_C product is in error by 3%, performance is as designed. It should be clear from the exercise that ladder networks of virtually any complexity may be realized using the AF120 GIC circuit.



(a) Ungrounded Inductor




(b) Grounded T Network




(c), GIC Realization of Complex T Network


FIGURE 7. GIC Realization of Ungrounded Inductors and T Networks



applications information (con't)



(a) Prototype



(b) Filter after RO and ω_{0} Transformations




FIGURE 8. 6-Pole Butterworth Bandpass Filter




FIGURE 9. Gain and Phase Transfer Functions of the Filter of Figure 8(c).




FIGURE 10. Development of GIC Shorthand Circuit



Section 15

Precision Networks

Precision Networks

RA201 Precision Instrumentation Amplifier Resistor Network

General Description


The RA201 is a family of precision instrumentation amplifier networks. This device, when combined with 3 operational amplifiers, provides a precision instrumentation amplifier with common-mode rejection up to 100 dB. All gain setting resistors are provided within the device. This feature assures excellent thermal tracking and thermal matching of all resistors. This network is manufactured using a high stability thin-film technology. Thin-film resistors provide tracking temperature coefficients of better than 5 ppm/°C. The thin-film resistors are laser trimmed to guarantee resistor matching to 0.05% for the RA201-2, and 0.1% for the RA201-1.

Other applications include process control interfacing and precision decade dividers.

Features

- Gain programmable
- Matching accuracies to 0.05%
- Matching temperature coefficient to 5 ppm/°C
- Absolute temperature coefficient to 80 ppm/°C
- Close thermal proximity of all resistors
- Standard dual-in-line package
- Low-cost


Connection Diagram



 $\begin{aligned} &\text{R1} = 252.525 \dots \Omega \\ &\text{R2} = 2.777 \dots k\Omega \\ &\text{R3} = 25k \\ &\text{R4} = 25k \\ &\text{R5} = 25k \\ &\text{R6} = 6.25k \\ &\text{R7} = 25k \\ &\text{R8} = 252.525 \dots \Omega \\ &\text{R9} = 2.777 \dots k\Omega \\ &\text{R10} = 25k \\ &\text{R11} = 25k \\ &\text{R12} = 25k \end{aligned}$

R13 = 6.25k R14 = 25k R3:R2 = 9:1 R3:R1 = 99:1 R3:|R2 = 2.50k R3:|R1 = 250.0Ω R5:|R6 = 5.0k


Typical Application



Overall Input Stage Gain Gain		Output Stage Gain	Jumper Pins on RA201
X1.	X1	X1	Property and
X2	X1	X2	5 to 7, 12 to 10
X5	X1	X5	6 to 7, 11 to 10
X10	X10	X1	2 to 15
X20	X10	X2	2 to 15, 5 to 7, 12 to 10
X50	X10	X5	2 to 15, 6 to 7, 11 to 10
X100	X100	X1	1 to 16
X200	X100	X2	1 to 16, 5 to 7, 12 to 10
X500	X100	X5	1 to 16, 6 to 7, 11 to 10
X995	X199	X5	1 to 14, 6 to 7, 11 to 10


Precision Instrumentation Amplifier

Applications Information




RA201 Process Control Interface No. 1

Equivalent Circuit



RA201 Process Control Interface No. 2



Equivalent Circuit



Section 16

Application Notes

Low Power Operational LH0001 Amplifier

National Semiconductor Application Note 10 W. B. Mitchell December 1968



INTRODUCTION

Although many Integrated Circuit Operational Amplifiers are available with excellent characteristics, two areas leave considerable room for improvement; namely, offset voltage and power requirements. The LH0001 operational amplifier has been designed to provide extremely low offset voltages (typically 0.2 millivolts at 25°C) and quiescent supply currents in the $100\,\mu\text{A}$ range, while still providing reasonable loaded output swings and a compensated gain bandwidth in the 0.5 to $1.0\,\text{MHz}$ range. The circuit diagram (Figure 1A and 1B) shows the simplicity of the LH0001; the only unusual characteristic being the use of PNP transistors in the input stages for improved beta vs. temperature linearity and lower noise.




Figure 1A. LH0001 Schematic.




Figure 1B. LH0001 Pin Configuration.

CIRCUIT OPERATION

Q1, Q2, R1 and R2 form a simple constant current supply of \approx 16 μ A at 25°C, 8 μ A at +125°C and 22 μ A at -55°C. This current is supplied to the common emitters of the input pair Q3 and Q4 which, along with their load resistors R3 and R4, form a simple differential amplifier. The low frequency gain of this stage is approximately 30, minimizing the effect on the input of changes in offset voltage in the second stage pair, Q5 and Q6.

The second stage differential pair with high impedance load, Q8, form the main voltage gain of the amplifier. Typical values of collector currents in Q5 and Q6 are 20 μ A each and the voltage gain of this stage is approximately 2000.

The output section is simply a compound NPN – PNP pair providing isolation between the high impedance junction of the collectors of Q6 and Q8, and the load.

Operation from Single Power Supply

When operating from $\pm V$ supplies, pin 7 is normally returned to ground. When operating from a single supply, or when no ground is available, pin 7 may be directly connected to pin 3, for voltages equal to or less than 20 volts between pins 3 and 9. This will increase the quiescent current since the effect of connecting pin 7 to pin 3 is to connect the 600K resistor, R1, across the full power supplies. Since the minimum current required from pin 7 is $10\,\mu\text{A}$, an external resistor (Rx) may be inserted in series with R1 from pin 7 to pin 3.

Recommended range for value of Rx is shown in Figure 2.




Figure 2. Range of Resistor Values Inserted from Pin 7 to Pin 3 when Pin 7 is not grounded.

Clamped Output Swing

The output voltage can be quite effectively held between specified limits by means of diode clamps on pin 10. From Figure 3 which is the output section of the LH0001, clamping pin 10 will maintain the output within one VBE of pin 10. Since IB(+) and $I_{B(-)}$ are limited to approximately 75 μA at 25°C, the extra quiescent current is quite nominal.




Figure 3. Output of LH0001

A specified output range may be obtained by appropriate connection of diodes from pin 10 to the reference limits. Figure 4 shows the connections for various reference levels.

A typical use of a clamp on pin 10 is to provide compatible drive for either DTL or T2L logic circuits. This is usually accomplished with a 5 volt Zener diode or the emitter-base junction of a




Figure 4. Methods of Restricting Output Voltage Swing.

switching transistor such as the 2N2369. Figure 5 shows the LH0001 used as a comparator with a diode clamp on pin 10.




Figure 5A. LH0001 As comparator For Driving DTL or T2L. Figure 7. Method of Balancing Input Offset Voltage.




Figure 5B. Output Waveform When Used in Circuit of Fig. 5A.

For driving MOS inputs or clocks, the LH0001 is connected as follows:




Figure 6A, LH0001 As Comparator For Driving MOS.

Delay and storage times of 3 to 5 µsec will be observed with rise and fall voltage rates of 2 to 4 volts/µsec. Capacitance loads of up to 1000 pF will not noticeably increase the switching times.





Figure 6B. Output Waveform For Circuit of Fig. 6A.

Input Offset Voltage Balancing

Although the offset voltage of the LH0001 is quite low, it is possible that even lower values are required. Figure 7 shows the recommended balancing technique.



Input Bias Current Compensation

Methods of compensation recommended in NS Application Note AN-3 can all be successfully used with the LH0001 with the exception that all polarities are reversed and NPN bias transistors substituted for the PNP units. Transistor type 2N2484 units are recommended, For optimum compensation over a wide temperature range, the method of generating the emitter current of the compensating transistor shown in Figure 4 and 6 of AN-3 should be modified to be similar to the current source used in the LH0001. Figure 8 shows the recommended circuit.




Figure 8. Method of Compensating for Input Bias Current.

Increased Output Swing

For lightly loaded outputs (RL \geq 10K), the maximum negative output swing will exceed the positive swing by approximately a volt. If the maximum positive swing is required, it may be obtained by connecting a low capacitance (C \leq 2 pF at zero volts) diode between pins 1 and 5, with the cathode on pin 1. Table 1 shows the typical positive and negative swing with RL = 100 K Ω both with and without the diode clamp.

TABLE 1 Maximum Output Swings vs Supply Voltage

Supply Voltage	±5V	±10V	±15V	±20V
Typical Negative Output	3.8	8.8	13.5	18.4
Typical Positive Output without Diode Clamp	2.7	7.6	12.2	17.0
Typical Positive Output with Diode Clamp	3.6	8.4	13.0	18.0
	T_ =	25°C		

As explained in the following section, the inclusion of a diode from pin 1 to 5, in addition to increasing the available positive output voltage, will also reduce the maximum positive short circuit current.

Reducing the Short-Circuit Current

As mentioned above, a diode connected from pin 1 to pin 5 will reduce the positive output short circuit current. If the polarity of the diode is reversed, the negative short circuit current will be similarly reduced. If 2 diodes are connected from

pins 1 to 5 in opposite directions, the short circuit current will be reduced in both the positive and negative direction.

Figure 9 shows the connections and Figure 10 gives the typical short circuit currents available both with and without the diode clamps.




Figure 9. Method of Reducing Output Short Circuit

If this control is not adequate, external limiting as shown in Figure 11 can be used to limit I_{OUT} to less than 1 mA.

Referring to Figure 2, in the limiting mode, the V_{BE} of the conducting output transistors (Q9 or Q10) will add to the drop across R_{LIM} to be equal to the sum of the two forward drops of conducting diodes between pin 10 and the output. Thus the output current will be limited to that value which causes approximately one diode forward




Figure 10A. Short Circuit Output Current.




Figure 10B. Short Circuit Output Current.

drop across R_{LIM}. In addition, the diode current which may be as high as $75\,\mu\text{A}$ at 25°C will be added to the output current.




Figure 11. Alternate Method of Limiting Output Short Circuit Current.

Typical Performance of the LH0001 Operational Amplifier ($V_S = \pm 15V, T = 25^{\circ}C$)

		- ·
PARAMETER	CONDITION	VALUE
Input Offset Voltage	$R_S \leq 5K$	0.2 mV
Input Offset Current		3 nA
Input Bias Current		30 nA
Positive Supply Current		80 μΑ
Negative Supply Current		55 μΑ
Voltage Gain	R _L = 100K	60,000
Output Voltage	R _L = 100K	±12V
CMRR	$R_S \leq 5K$	90 dB
PSRR	$R_S \leq 5K$	96 dB
Temperature Range		-55°C to 125°C
Temperature Drift		4 μV/°C
Supply Voltage Range		±5V to ±20V

REFERENCE:

R. J. Widlar, "Drift Compensation Techniques for Integrated DC Amplifiers" AN-3, National Semiconductor, April, 1968.

Application of the LH0002 Current Amplifier

National Semiconductor Application Note 13 September 1968



INTRODUCTION

The LH0002 Current Amplifier integrated building block provides a wide band unity gain amplifier capable of providing peak currents of up to ±200 mA into a 50 ohm load.

The circuit uses thick film technology to integrate 2 NPN and 2 PNP complementary matched silicon transistors with 4 cermet resistors on a single alumina ceramic substrate. A circuit schematic is shown in Figure 1. The negative thermal feedback provided by the close proximity of the components on a single substrate eliminates any thermal runaway problem that could occur if this circuit were constructed using discrete components.

A typical circuit features a dynamic input impedance of 200 Kohms, an output impedance of 6 ohms, DC to 50 MHz bandwidth, and an output voltage swing that approaches supply voltage. A complete list of the guaranteed and typical values for the electrical characteristics under the stated conditions is given in Table 1. These features make the LH0002 ideal for integration with an operational amplifier inside a closed loop configuration




FIGURE 1. Circuit Schematic

TABLE 1. Electrical characteristics, specification applies for TA = 25°C with +12.0V on pins 1 and 2; ~12.0V on pins 6 and 7.

PARAMETERS	CONDITIONS	MIN	TYP	MAX	UNITS
Voltage Gain	$R_S = 10 \text{ k}\Omega, R_L = 1.0 \text{ k}\Omega$ $V_{IN} = 3.0 \text{ V}_{PP}, f = 1.0 \text{ kHz}$ $T_A = -55^{\circ}\text{C} \text{ to } 125^{\circ}\text{C}$.95	.97		
Input Impedance	$R_S = 200 \text{ k}\Omega, V_{1N} = 1.0 \text{ V}_{rms},$ $f = 1.0 \text{ kHz}, R_L = 1.0 \text{ k}\Omega$	180	200	-	kΩ
Output Impedance	$V_{IN} = 1.0 V_{rms}$, $f = 1.0 kHz$ $R_L = 50\Omega$, $R_S = 10 k\Omega$	-	6	10	Ω
Output Voltage Swing	R _L = 1.0 kΩ, f = 1.0 kHz	±10	±11	-	v
DC Input Offset Voltage	$R_S = 10 \text{ k}\Omega$, $R_L = 1.0 \text{ k}\Omega$ $T_A = -55^{\circ}\text{C}$ to 125°C	-	±40	±100	mV
DC Input Offset Current	$R_S = 10 \text{ k}\Omega, R_L = 1.0 \text{ k}\Omega$ $T_A = -55^{\circ}\text{C to } 125^{\circ}\text{C}$	-	±6.0	±10	μΑ
Harmonic Distortion	V _{IN} = 5.0 V _{rms} , f = 1.0 kHz	-	0.1	-	%
Bandwidth	$V_{IN} = 1.0 V_{rms}, R_L = 50\Omega,$ f = 1 MHz	30	50	·	. MHz
Positive Supply Current	$R_S = 10 \text{ k}\Omega$, $R_L = 1 \text{ k}\Omega$	-	+6.0	+10.0	mA
Negative Supply Current	$R_S = 10 k\Omega$, $R_L = 1 k\Omega$	_	-6.0	-10.0	mA

to increase its current output. The symmetrical class B output portion of the circuit also provides a constant low output impedance for both the positive and negative slopes of output pulses.

CIRCUIT OPERATION

The majority of circuit applications will use symmetrical power supplies, with equal positive voltage being applied to pins 1 and 2, and equal negative voltage applied to pins 6 and 7. The reason that pin 2 and pin 6 are not connected internally to pin 1 and pin 7, respectively, is to increase the versatility of circuit operation by allowing a decreased voltage to be applied to pins 2 and 6 to minimize the power dissipation in Q3 and Q4. The larger voltage applied to the input stage also provides increased current drive as required to the output stage.

The operation of the circuit can be understood by considering that the input pin 8 is at VIN. The emitter of Q1 will be approximately 0.6 volt more positive than V_{IN} at 25°C, and the converse is true for Q2. This 0.6 volt will provide a forward bias on Q3 to cancel out the Q1 base to emitter drop which in turn would provide VIN at the output if all junctions, resistors, power supplies, etc., were electrically identical. The greatest error is introduced because the forward drops in the baseemitter junctions for the NPN and PNP devices are slightly different. For example, the VBE of the NPN will be typically 0.6V and the VBF of the PNP will be typically 0.64V under the same conditions of $I_C = 2.4 \text{ mA}$ at $V_{CE} = 12.0 \text{V}$ at 25°C . These are the approximate input stage circuit conditions for Q1 and Q2 for plus and minus 12V supplies. Fortunately, this error in both input and output offset voltage is almost always negligible when it is used inside the closed loop of a high gain operational amplifier.

A plot of input impedance vs frequency is shown in Figure 2. Inspection of this plot shows that the input impedance can be closely approximated to that of a simple first order linear network with a 45° phase lag at 0.6 MHz and a 90° phase lag at approximately one decade higher in frequency. This information is very useful for designers who have to integrate circuits which have large source




FIGURE 2. Input Impedance vs Frequency

impedances over a wide frequency range. The output impedance of the amplifier is very low, 6 ohms typically, and in conjunction with a voltage bandwidth of approximately 50 MHz can be considered to be insignificant for most applications for this type of device.

A plot of the voltage bandwidth is shown in Figure 3. Inspection of this plot shows that phase information as well as gain information was included to assist users of this device. For example, at 10 MHz, less than an 8° phase lag would be subtracted from the phase margin of an operational amplifier when it is integrated with this device. The open loop gain of the operational amplifier would be decreased by less than 10% at 10 MHz and therefore can be considered to be insignificant for most applications.




FIGURE 3. Frequency Response

APPLICATIONS

Figure 4 shows the LH0002 integrated with the LH0005 to provide differential inputs and outputs. In order for this circuit to funtion properly, a load must be floated between the outputs of the two devices to provide a complete loop of feedback, A differential head on a scope across the load presents a true waveform of the actual signal being applied to it. If only one end of the load is displayed, it will appear distorted because this information is being fed back negatively to the input in order to cancel out the loop distortion of the overall amplifier. With the compensation shown, a 20V peak to peak signal can be applied to a 100 ohm load to 80 KHz. The overall circuit is approximately 33% efficient under these conditions. A derating factor and/or heat sink must be used at higher temperatures, as shown by the LH0002 and LH0005 data sheets.

Additional output power could also be obtained by connecting another LH0002 to pin 9 of the operational amplifier. The overall load distortion under high circuit voltage gain configurations would also be reduced using two LH0002's because the LH0002 is more linear than the simple output circuits of these particular operational amplifiers.




FIGURE 4. Differential Input-Output Operational Amplifier Integration

Figure 5 shows the LH0002 integrated with the LH101 in a booster follower configuration. The configuration is stable without the requirement for any external compensation; however, it would behoove the designer to be conservative and bypass both the negative and positive power supplies with at least a $0.01\,\mu f$ capacitor to cancel out any power supply lead inductance. A 100 ohm damping resistor, located right at the input of the LH0002, might also be required between the operational amplifier and the booster amplifier. The physical layout will determine the requirement for this type of oscillation suppression. Current limiting can be added by incorporating series resistors from pins 2 and 6 to their respective power supplies. The exact value would be a function of power supply voltage and required operating temperature.

A breadboard of this configuration was assembled to empirically check the increase in offset voltage due to the addition of the LH0002. The offset voltage was measured with and without an LH0002 inside the loop with a voltage gain of 100, at -55°C, 25°C and 125°C. The additional offset voltage was less than 0.3% for all three temperature conditions even though the offset voltage of the LH0002 is much higher than that of the LH101. The high open loop gain of the LH101 divides out this source of circuit error. The integration of this device also allows higher closed loop circuit gain without excessive cross-over distortion than would be obtainable with the simple booster amplifier shown in Figure 6.




FIGURE 5. LH101-LH0002 Booster Amplifier Integration.

FIGURE 6. Simple Booster Amplifier

Figure 7 shows the LH0002 being used as a level shifter with a high pass filter on the input in order to reference the output to zero quiescent volts. The purpose of the 10 Kohm resistor is to provide current bias to the circuit's input transistors to reduce the output offset voltage. Figure 3, Input Impedance vs Frequency, provides a useful design aid in order to determine the value of the capacitor for the particular application. The 10 Kohm resistor, of course, has to be considered as being in parallel with the circuit's input impedance.

For a pulse input signal, the output impedance of the circuit remains low for both the positive and negative portions of the output pulse. This circuit provides both fast rise and fall times for pulse signals, even with capacitive loading. The LH0002 data sheet shows typical rise and fall times for both positive and negative pulses into a 50 ohm load.




FIGURE 7. Level Shifter

Figure 8 shows the LH0002 being used to drive a pulse-transformer. The low output offset voltage allows the pulse transformer to be directly coupled to the amplifier without using a coupling capacitor to prevent saturation. The pulse transformer can be used to change the amplitude and impedance level of the pulse, the polarity of the pulses, or, with the aid of a center-tapped winding, positive and negative pulses simultaneously.




FIGURE 8. Driver for a Pulse-Transformer

The LH0002 can also be used to drive long transmission lines. Figure 9 shows a circuit configuration to match the output impedance of the amplifier to the load and coaxial cable for proper line termination to minimize reflections. A capacitor can be added to empirically adjust the time response of the waveform.




FIGURE 9. Transmission Line Driver

SUMMARY

The multitude of different applications suggested in this article shows the versatility of the LH0002. The applications specially covered were for a differential input-output operational amplifier, booster amplifier, level shifter, driver for a pulse-transformer, and transmission line driver.

High-Speed MOS Commutators

National Semiconductor Application Note 28 Dale Mrazek January 1970



Speed and accuracy of MOS analog commutators are being improved sharply by techniques initially developed to make large-scale MOS digital integrated circuits compatible with bipolar logic circuits. Now, TTL logic can drive an MOS commutator at rates up to 20 MHz, with signal accuracies better than 90%. And at lower frequencies, accuracies very close to 100% can be achieved.

In the past, MOS monolithic commutators and multiplexers were recommended for precision analog switching only at relatively low rates, on the order of 10 kHz. Commutation at higher rates was considered risky because of large noise transients produced by the MOS switching transistors. Considerable time had to be allowed for the transients to settle down before the signal could be sampled accurately.

Transient noises have been reduced to at least half their former level by processes that lower the switching-voltage threshold of the MOS transistors. The processes also cut impedance and leakage current, permitting low-impedance designs that further enhance commutator performance.

Although they switch analog voltages, the MOS field-effect transistors in these commutators can be interfaced with logic ICs almost as readily as low-voltage MOS ICs. Either MOS or bipolar logic can control the MOSFET gate voltages. Only a few volts change in the gate voltage will turn the MOSFETs on or off.

Examples of new multichannel designs for analog/ digital data-gathering applications are shown in Figures 1 and 2. Circuit impedances have been optimized in each so that commutation rates are much higher than the normal 200 to 500 kHz rate of low-voltage MOS commutators (rates, incidentally, about twice as high as the maximum rates of high-threshold commutators). The all-MOS system in Figure 1 operates at 1 MHz, while the MOS/TTL system in Figure 2 achieves 20 MHz.

LOWERING THRESHOLD VOLTAGES

Reducing the MOSFET switching-threshold voltage, V_{TH}, improves most of the characteristics that affect commutator performance. Chief result is a reduction in the gate-voltage change needed to




FIGURE 1. All-MOS 1-MHz Multiplexer or Commutator




FIGURE 2. Hybrid MOS/TTL 20-MHz Commutator for Low-Level Signals

switch the MOSFET on and off. In turn, switching times and the noise transients and circuit impedances that produce signal errors can all be reduced. The benefits of lowering V_{TH} are additive, particularly in multichannel commutators. The signal may go through several switches in series.

The importance of the threshold voltage is illustrated in Figure 3, which shows schematically the operation of a p-channel enhancement type of MOSFET (the basic element of most MOS integrated circuits). It conducts when the gate voltage is more negative than the potential of the source and the bulk semiconductor substrate $V_{\rm SS}$ by at least $V_{\rm TH}$. The oxide under the gate electrode acts as the dielectric of a capacitor. The electric field applied to the gate electrode cause holes (absence of electrons) to appear in the channel region starting from the source. The n-type silicon there is converted to p-type, eliminating the p-n diode junctions that had blocked current flow between

source and drain (the source is the most positive terminal). V_{TH} is the bias at which the layer of intrinsic semiconductor, with no surplus of electrons or holes, and the p-channel reach the drain diffusion. Conduction begins at this point and increases as V_G goes more negative than V_{TH} (that is, when the gate-to-source voltage $-V_{GS}$ is more than V_{TH}).

The (1-0-0) silicon process described in the appendix produces MOSFETs whose $V_{T\,H}$ is 1.8 to 2.5 volts when there is no bias between bulk (substrate) and source ($V_{BS}=0$). In comparison, a conventional MOSFET made with (1-1-1) silicon has a $V_{T\,H}$ of about 4V. Practical MOS circuits do have some V_{BS} bias and usually some additional signal voltage at the source, which raise the working value of $V_{T\,H}$. As the typical $V_{T\,H}$ curves in Figure 4 show, the threshold of a device rises with V_{BS} .




FIGURE 3. Channel Enhancement in MOS Transistors (P Channel)

A general equation describing these relationships is

$$V_{TH} = -K \left[\pm (2\phi_F + V_{BG})\right]^{\frac{1}{2}} + V_{SS}$$

where K is a device constant (usually 0.8 to 1.2) and $\pm 2\phi_F$ is the zero-bias threshold. This equation produces curves such as those in Figure 4.




FIGURE 4. Typical Threshold-Voltage Curves

The MOSFET equivalent circuit (Figure 5) offers further insight into the importance of lowering V_{TH} . The smaller change in V_{G} means that smaller transient voltages will appear at source and drain. The transients are caused by charging and discharging of the capacitances. The time required to change V_{G} and the duration of the transients will be smaller, too. The value of R_{ON} , the MOSFET's impedance while conducting, will also be less at any given value of V_{G} more negative than V_{TH} . Any reduction in R_{ON} will make V_{OUT} more nearly equal to V_{IN} . The accuracy of an analog switch is determined by the ratio V_{OUT}/V_{IN} .

CONTROL VOLTAGES

Signal voltage V_X often varies between positive and negative values in commutator applications. To make certain that the MOSFET switches on under all signal conditions, V_G must swing from at least V_X to $\{V_{SS} - V_{TH} - \Delta V - VX\}$, where $\pm V_X$ are the signal limits and ΔV is the overdrive needed to lower the switch's series resistance to the desired level (mainly, reduction in R_{ON} obtained by making $-V_{GS}$ more negative).

If the signal range is fairly wide, say $\pm 10V$, the gate voltage of a MOSFET with a 4V to 6V threshold must swing from $\pm 10V$ to about $\pm 26V$ for

accurate commutation. In contrast, a 2V threshold makes the necessary swing only from $\pm 10V$ to about $\pm 20V$. The difference becomes more significant at lower signal voltages. At $V_X=\pm 1^{\prime}V$, for instance, the high V_{TH} device requires a swing from at least $\pm 1V$ to $\pm 10V$, while the low V_{TH} device does the job with $\pm 1V$ to $\pm 6V$ about a third less. High-speed, low-impedance TTL gates can control a commutator in the latter voltage range, as shown in Figure 2, because such small transitions can be made very rapidly. They are close enough to bipolar logic transitions for the use of simple, high-speed TTL-to-MOS interfaces.

Multichannel switches made with (1-0-0) silicon typically operate with a maximum change in control voltage of from +14V to -30V, which permits $V_X = \pm 14V$. Relatively few practical applications require so large a swing. If larger signal voltage must be handled, it would be cheaper to use a scaler than to pay the cost of a high-voltage multiplexer with beefed-up control circuitry.

ON AND OFF RESISTANCES

For best signal accuracy and maximum switching rate, impedances should be low. The resistance of a MOSFET while on, R_{ON}, varies with signal voltage, so it cannot be compensated readily. This produces a variable error term called R_{ON} modulation.

MOS commutators are usually structured as series switches (Figure 6a). Two or more ranks of commutators are generally used, as in Figure 1, to minimize the control circuitry. The added ranks put additional MOSFETs in each signal channel and enlarge the amount and variation in R_{ON} of the conducting channel. If $V_{\rm X}$ varies, the error ratio $V_{\rm OUT}/V_{\rm IN}$ tends to vary because R_{ON} is a function of the effective switching threshold which rises and falls with $V_{\rm X}$.

There is no simple way of keeping R_{ON} constant. Usually, the effect of the variation is reduced by increasing the other impedances, but that lowers the maximum switching rate. A low- V_{TH} eases this problem greatly. All other conditions being equal, the MOSFET with the lowest V_{TH} will conduct better at any given value of V_{G} more negative than V_{TH} . The p-channel enhancement will be greater




FIGURE 5. Equivalent Circuit of P-Channel MOSFET

and the channel electrically larger. Figure 6c is a typical curve of R_{ON} versus gate bias. Low- V_{TH} analog switches made with (1-0-0) silicon by National Semiconductor as integrated circuits achieve R_{ON} values comparable to those of larger, but higher- V_{TH} , discrete MOSFETs--from 250 to 300 ohms at $V_{\rm X}=-10{\rm V}$ and about 100 ohms when $V_{\rm X}=+10{\rm V}$. The R_{ON} of a high- V_{TH} integrated commutator, in contrast, is typically a few hundred ohms higher and some reportedly reach a few kilohms.

To swamp out the voltage-divider effect in Figure 6b, it has been customary to make the load, $R_{\rm L}$, much larger than the combination of $R_{\rm ON}$ and $R_{\rm S}$. Output impedances in the megohm range are often used with high-V $_{\rm TH}$ devices. But note in Figure 2 that very low values of source and load impedance can be used with low-V $_{\rm TH}$ commutators. These low impedances and the very low impedance of the TTL circuit controlling the gate are two of the main reasons for this commutator's exceptionally high speed.

Source impedance is usually made equal or less than RON so that leakage currents of the turnedoff MOSFETs can return to a low-impedance turned-on channel signal source. Leakage per switch is small in an integrated circuit commutator, but there are several switching devices with a common output in the same semiconductor substrate. Leakage currents could add up to a value that seriously degrades signal accuracy. In any semiconductor device, leakage increases rapidly with temperature. However, the leakage specification is so small in our commutator made with (1-0-0) silicon that they will work well up to a temperature of 125°C, while commutators made with (1-1-1) silicon have been specified for a maximum operating temperature of only 85°C.

Regardless of the process, the OFF resistance, R_{OFF} , of a well-made MOSFET is generally high enough to prevent the signal in the OFF channel (channel V_{Y} in Figure 6a) from appearing at the


output and degrading the accuracy of the signal through the on channel (V_X in the figure). R_{OFF} is usually around 10^{10} ohms. If V_Y is a high-frequency signal, there may be significant AC feedthrough, but this can be prevented by techniques to be discussed shortly.

SWITCHING SPEED AND NOISE

The absolute switching speed of a commutator is limited by the time required to charge and discharge the device capacitances. Circuit impedances affect speed by contributing to the RC time constants. However, the practical switching rate of a precision commutator depends upon the time required for the output signal to recover from the noise transients produced during the charge-discharge cycles. Low-V_{TH} processing cuts transient recovery time because the transients' duration and amplitude are reduced. Some designs make the recovery time negligible.

In all MOSFETs, transmission of a turn-on or turn-off signal is followed by a delay whose length depends upon the magnitude and rate of change of the gate-control voltage. At turn-on, the delay is lengthened by the RC time constant of the gate-bulk capacitance (see Figure 5) and the impedance in the control circuit. Capacitances and impedances in the signal path cause a similar delay at turn-off. As V_{GS} goes negative, turning the switch on, energy is pulled from the source and load impedances through the gate-source and gate-drain capacitances, as in the simplified equivalent circuit of Figure 7a. At turn-off, V_{GS} goes to zero volts or positive, and energy is pushed out through the same paths.

Thus, negative turn-on and positive turn-off transients appear at the summing node. The transient waveforms of low V_{TH} and high V_{TH} MOSFETs are shown simplified and superimposed in Figure 7b. The levels are typical for devices with $V_{TH} = 2V$ and $V_{TH} = 4V$ at $V_X = \pm 1V$. The larger gate voltages used at higher signal voltages would make durations and amplitudes proportionately larger






FIGURE 6. MOS Commutator Switching Impedances




FIGURE 7. Transient Noise Generation

(another reason why the Figure 2 circuit is faster than the Figure 1 circuit).

The transients can be much larger than signal voltages, so even the relatively small transients of a low-V_{TH} MOSFET can saturate the buffer amplifier. One of the ways that designers of discrete commutators minimized transients at the summing node was to drivé adjacent channels with coincident turn-on and turn-off signals. In this way, negative-going transients from the channels turning on will partially cancel out positive-going transients from the channels turning off. When the output amplifier is an integrator, the amounts of energy pulled through the summing node will be minimized by, in effect, being averaged out.

Coincident drive, discrete component circuits are fairly complex and expensive. Essentially the same effect is obtained in the Figure 2 commutator, at much less cost. The TTL decoder selects channels at such a high rate of speed that a channel is turning on while another channel is turning off. Transitions of the control voltage occur in less time than the turn-on and turn-off delays of the MOSFETs. So the transients are suppressed in a matter of nanoseconds. In fact, when the gate voltage is going negative or positive simultaneously, the transient is practically invisible at the output. That is, the transient actually helps change the output signal to the correct level more rapidly.

You might say that the high commutation rate makes the high commutation rate possible, but it is more pertinent to stress that the TTL decoder could not directly control a high-V_{TH} commutator. Low-impedance drivers are essential for high commutation rates, because they quickly source and sink transients. In this respect, TTL integrated circuits make almost ideal drivers.

In principle, the gate turning on and the gate turning off in a multichannel IC commutator are part of a closed-loop circuit charging the gate capac-

itance. The noise energy that does get into the summing node should be dissipated quickly to improve the data channel's recovery time. The energy is dissipated in the parallel combination of the summing node resistance and channel-source impedance. The RC time constant of the equivalent circuit in Figure 8 should be optimized to obtain the maximum commutation frequency.

$$F_{max} = \{ (R_s/R_{node}) C_{node} \} \{ (C_1 + C_2)/2C_{node} \}$$

$$[V_{G1} - V_{G0}] \text{ to } 1$$

This equation relates the time constants, gate and transient voltages and transient recovery tolerance. V_{G1} and V_{G0} are the turn-on and turn-off values of V_{G} ; other terms are defined in Figure 8.




FIGURE 8. RC Network Governing Switching Frequency

HIGH-FREQUENCY NOISE CONTROL

In some cases, the analog input signal is AC rather than DC. That is, it may fluctuate rapidly between positive and negative values. This can vary the effective values of $V_{\rm SG}$, $R_{\rm ON}$ and perhaps $R_{\rm OFF}$, and may also cause spurious charging or discharging of the MOSFET capacitance. The condition results in output-voltage fluctuations due to the appearance at the summing node of signal voltages from a channel that is supposed to be off–a problem known as AC feedthrough or channel-feedthrough noise. The main cause is charge transfer through the gate-source and gate-drain capacitances of the turned-off MOSFETs.

Fortunately, most transducer voltage outputs are below 10 kHz in frequency and simply using a low-impedance gate driver prevents the problem. The transients sink into the driver rather than go to the output. A high signal source impedance would make this technique more effective, but would also cause larger transients in the turned-on channel, imposing longer recovery times and slower commutation rates.

There is a simple detour around this impasse, too. The dynamic impedance of the gate driver is allowed to approach a zero-ohm impedance when the channel is turned off (Figure 9). Theoretically, this will prevent any channel feedthrough noise at signal frequencies up to 2 MHz. In practical circuits, signal frequency is limited by load impedance, but can usually be pushed above 1 MHz. The driver impedance itself must also be low at high frequencies, of course.




FIGURE 9. Zero-Impedance Driver Return Prevents AC Feedthrough

HIGH-SPEED SYSTEMS

All of these factors have been optimized in the Figure 2 system. At 20 MHz, its accuracy with $V_{\rm X}=\pm1V$ is nearly as good as 99%. Source and load impedance are made very low because $R_{\rm O,N}$ is not greater than about 200 ohms per channel. The gate change is only 7V (from +1V to -6V), and the high-speed TTL control makes the transients coincide.

The 8-channel configuration shown can be the building block of very large solid-state commutators. Each 4-channel MOSFET switch is a monolithic chip (National Semiconductor MM451). The TTL channel selector is a decoder (DM7842) designed to convert 4-bit binary-coded-decimal inputs into decimal-number outputs. Only 8 outputs are needed here, so the decoder's fourth input is grounded.

The TTL outputs are translated to MOS control signals with an interface network consisting of identical passive circuits on each control line. An


interface and its voltage levels are shown in Figure 10. The author used discrete components, but all 16 resistors in the network could be made as a thick-film printed circuit because the values are not large and the tolerances are not critical.

TTL logic outputs are positive, while MOSFETs require negative or positive gate biases to turn on or off. The necessary voltage changes are made with the capacitor in Figure 10.

Assume first that the TTL output is at the normal TTL logic "1" level of about 2.5V. There will be +6V across the capacitor due to R1. Since R2 is connected to +6V ($V_{SS} = +1V$ in this system), the MOSFET gate bias will be no more negative than +1V, and that channel will be held off.

When the TTL output switches from a logic "1" to a logic "0" level, the voltage seen by the capacitor drops from +6 to about 0.4V. Bias on the gate will therefore drop from +1V to about -5V, turning the channel on. The commutator is controlled, then, by selecting the location of an "0" bit in the decoder output and making all other outputs "1".

R1 is connected to a voltage higher than +6V to assure that the TTL output rises rapidly during a transition from logic "0" to logic "1". This is needed for quick, clean turnoff of a channel (a similar technique of interfacing TTL and low-V $_{\rm TH}$ MOS digital circuits enables the MOS circuits to operate at about twice the normal MOS rate). The opposite transition, to the more negative level, is normally quite fast and is assisted by the excellent current-sinking capability of TTL.






FIGURE 10. High-Speed TTL-to-MOS Control Interface

Care must be taken to select TTL drivers that do not break down when their outputs are pulled up to +10V or +12V. The DM7842 has a diode in the

output stage that protects the output transistor at high voltages, and other devices in the National TTL family have similar output stages. These are equivalent to Series 54 TTL. Suitable TTL control logic can be assembled from other ICs, but the DM7842 is convenient because only one driver chip is needed for every eight channels in the commutator system.

There is a delay of 10 to 15 nanoseconds between a transition in the TTL output and the switching of a channel on or off, mainly due to the RC time constant of the RC interface. However, the delay occurs equally on all channels and does not affect the commutation rate or significantly reduce the 50 ns sampling time permitted by a 20 MHz rate. Commutator output can be kept synchronized to any following data processing subsystem by putting a comparable delay in the line from the system clock to the processor.

The MM451 chip is also available with a DTL monolithic driver in a flatpack. This hybrid IC, the MH453, does not require an external interface network. It will operate at frequencies to 500 kHz and switch analog signals of $\pm 10 \rm V$ under direct control of TTL or DTL logic. The four MOSFETs of the MM451 are connected in a dual differential configuration, useful for combining and comparing signal voltages.

ALL-MOS COMMUTATORS

Commutators built entirely of MOS devices need not be limited to low-frequency operation, despite their larger voltage swings and transients. The system in Figure 2 has better than 99% accuracy at 1 MHz with $\rm V_X = \pm 10V$ when the previously discussed characteristics of low-V_{TH} devices in this signal range are optimized.

Similar systems, optimized for smaller signalvoltage ranges, have not been built by the author but it is reasonable to expect higher frequencies or accuracies in such systems. Accuracy, of course, would be further improved by operating the optimized designs at lower than their maximum frequency. Longer recovery times would be permitted.

Each of the MM454 4-channel commutators contains four MOSFETs like those in the MM451 and, in the same chip, a 2-bit MOS counter and decoder for channel selection and all-channel blanking (Figure 11).

As shown, the system samples the 16 channels sequentially, much like a rotary driven mechanical commutator. The MM454 is designed as a building block for large sequential sampling systems. However, any particular channel could be selected with external output-gating logic. If random channel selection were the normal operating mode, the MM451 and external selection logic can be used. Two ranks of commutators, similar to Figure 1, simplify the control logic. For example, one gate driver would turn on channels A1, B1, C1 and D1, and a second driver would select channel A1 by turning on channel E1-which takes a lot less control circuitry than selecting 1 out of 16 channels directly and requires only one more monolithic commutator.

Either way, a very critical system design requirement is to guarantee that only the selected channel conducts during the sampling interval. The single 3-input NOR gate in Figure 1 accomplishes that. Commutator C is used as the master element. It divides down the 1 MHz clock signal through a 4:1 countdown circuit, which is provided in the MM454 to facilitate submultiplexing. Commutator E's four channels therefore sequence at a 250 kHz rate. Meanwhile, the four channels in commutators A, B, C and D are each sequencing at 1 MHz. The analog sequences through A1, A2, A3 and A4 in order when E1 is on, B1 through B4 when E2 is on, and so forth.

The 4:1 count-down output of commutator E (1/16 MHz) is fed back through the NOR gate to the reset inputs of commutators A, B and D. The reset every cycle keeps them in step with commu-




FIGURE 11. MM454 Four-Channel MOS Submultiplexer

tator C and therefore commutator E. The NOR gate's output also can be used to maintain synchronization of the commutator with other signal processing systems.

ANALOG/DIGITAL SYSTEMS

Techniques developed, and being developed, to directly couple bipolar and large-scale MOS digital circuits also depend heavily upon the lowering of threshold voltages. A report compiling and detailing coupling techniques is in preparation. In general, the ability of the MOS digital circuit to accept small, positive transitions in signal voltage, and to operate with smaller differentials in bias and gate voltages are the critical requirements for direct coupling.

Directly coupling MOS digital outputs to bipolar logic also enhances operating speed, again because impedances are lowered. Some of the high-speed TTL/MOS hybrid systems that have been devel-

oped are similar in principle to commutators, except that $V_{\rm X}$ is digital data and scores of MOSFET switching stages are used in each MOS chip. One data-storage system built by the author has achieved data transfer rates up to 16 MHz, by multiplexing high-speed bipolar data into parallel MOS storage circuits.

With all three classes of bipolar/MOS interfaces—analog/digital, logic/logic and logic/analog—now available, system designs can exploit more fully the many speed/cost tradeoffs offered by hybrid bipolar/MOS systems. Bipolar control logic and MOS large-scale storage is an extremely efficient, minimum cost combination suitable for medium-to-high-speed systems.

In other words, low-threshold processing has enabled MOS to move out of the low-frequency range and into the ranges where most modern analog/digital systems operate.

Analog-Signal Commutation

National Semiconductor Application Note 33 Donald L. Wollesen February 1970



INTRODUCTION

Telemetry and other data-acquisition systems have become very compact and efficient, particularly when built with integrated circuits. To keep in step, small, low-power commutators are needed to multiplex large numbers of analog signals. Metaloxide-semiconductor field-effect transistors do the job well.

MOS IC's containing several MOSFET switching channels are presently available in production quantities and perform excellently as low-level analog commutators if the system designer understands their limitations and exploits their advantages. This report will describe the DC characteristics involved in switching analog signals when the signal input range varies between –10V and +10V.

MOSFET's size up very well against earlier switching devices when their overall characteristics are considered (see Table 1 and the discussion of competitive devices). In addition to being fabricated easily as multichannel IC's—in some cases, complete with switching-control circuitry on the chip—MOSFET's have several significant electrical advantages:

- Power dissipation is essentially zero in most applications. No DC power is consumed in the control gate, and practically no signal power is dissipated in the switch.
- Offset voltage is zero in a well-designed switch.
- Resistance is reasonably low when the channel is conducting.
- Resistance of an OFF channel is practically open-circuit (R_{OFF} is on the order of 10¹² ohms and leakage currents are very small, about 100 pA).
- Analog signals are well isolated from the switch-control signals.

With all of these things in their favor, MOS analog-switching IC's will come into much wider use, especially in large, multichannel instrumentation and data-transmission systems.

	Mechanical Switch	Bipolar Transistor	Photocell	N Junction FET	P MOS FET
"On" Resistance	10 ⁻² Ω	10Ω	1 KΩ	30Ω	100Ω
	10 pA	100 pA	10 nA	100 pA	100 pA
Offset Voltage	0	10 ⁻² V	0	0	0
Commutation Rate	1 KHz	100 KHz	100 Hz	10 MHz	50 MHz

Table 1
Comparison of Switches

MOS IC STRUCTURE

MOS IC's generally provide four or more channels in a monolithic chip, but two are enough to illustrate the basic construction that governs switch operation. The cutaway view of Figure 1 shows two complete MOSFET's, one of which may be on while the other is off. Figure 2 is the schematic.




FIGURE 1. Cross-section of Two MOSFET's in an Integrated Circuit.




FIGURE 2. Schematic Diagram of Two-Channel Analog Switch.

Both MOSFET's have a common substrate, the "bulk" consisting of lightly doped N type silicon. Thermally grown silicon oxide covers the entire chip surface, except where the oxide was etched away to allow ohmic connections of input and output electrodes to stripes diffused with P+dopants. These stripes are the MOSFET drain and source regions. Each gate is defined by the gate electrode, which lies over a channel region and is isolated from it by the oxide (hence, MOSFET's are sometimes called insulated-gate FET's or IGFET's).

All electrodes are etched from a thin film of deposited aluminum. Each MOSFET has separate input and gate electrodes, but the output electrodes may be paired as shown, connected to a common output pin, or connected to separate output pins on the package. The same basic MOSFET


structure can be used, whether the circuit is a differential switch, a multiplexer, or independent switches in a single package (see Figure 3).



BULK
NOTE: Pin 5 connected to case and device bulk
MM450; MM550



NOTE Pin 5 connected to case and device but MM451 MM551



NOTE: Pins 1 and 8 connected to case and device bulk MM452 MM552

FIGURE 3. Connection Diagrams of Dual Differential Switch, Four-Channel Switch and Quad MOS Transistor.

MOSFET's are, for practical purposes, bilaterally symmetrical. The drain (or source) can be either the input or output. By strict definition, the drain is the electrode to which majority-carrier current flows. The majority carriers are "holes" in the channel of P-channel MOSFET's (N-channel MOSFET's are not commonly used in MOS IC's). In most analog switching applications, the signal contains AC components, so the direction of current flow frequently alternates.

SWITCHING AND ISOLATION

A P-channel MOSFET turns on when negative voltage is applied between gate and source. The gate is biased negative with respect to the bulk. Electrons accumulate on the gate, creating positive charges in the channel region. This inverts the electric charge thus creating an "enhanced" P type channel in the n-type semiconductor. When the gate is several volts more negative than threshold, a conducting channel is formed, allowing majority carrier current (holes) to flow freely between source and drain. The channel is said to be "enhanced," so these MOSFET's are called P-channel enhancement MOSFET's

Operating voltages in a typical switching channel are illustrated in Figure 4. In most schematics, the bulk connection would not be shown.




FIGURE 4. Biases on Single MOS Channel at Maximum Signal Range of ±10V.

The applied biases are those that would be used at an analog signal range of ±10V. At any signal range, the following guidelines apply:

- Bulk bias V_{BB} must equal or be more positive than the most positive excursion of the analog signal. This bias must be maintained at all times, so is taken from a DC supply.
- To turn the switch ON and make R_{ON} low, the voltage applied to the gate should be at least 5V more negative than the most negative excursion of the analog signal (10V is desirable). The actual gate voltage is V_{GG} and the gate bias is -V_{GB}.
- 3. To ensure that the switch turns OFF fully, $V_{G\,G}$ should be as positive as $V_{B\,B}$ making $V_{G\,B}$ = 0.

The first rule must be followed to get good performance from the switch. With V_{BB} most positive, the p-n junctions are kept reverse-biased. When the channel is OFF, this condition isolates the drain from the source. When the switch is turned ON and the P-channel is enhanced, the drain-channel-source region is isolated by the p-n junction from the substrate because the substrate is "reverse biased" from all of these regions at all times.

The voltage across the switch, from drain to source, is caused by IR drop whether the switch is on or off. The MOS analog switch does not have any inherent offset voltage. To get $V_{\rm out} = V_{\rm in}$ in a MOSFET switch merely requires that load resistance $R_{\rm L}$ be much larger than the resistance in the conducting channel, $R_{\rm ON}$. Since $R_{\rm L}$ is generally about 100 kilohms in most high-accuracy analog commutator applications, the requirement is easily met

Figure 5 helps clarify rules (2) and (3). This curve shows how the gate-source threshold voltage changes with bulk-source bias voltage. Channel resistance is high and current flow at the output can only be a few microamperes. A forward bias higher than threshold is needed to enhance the channel. Making gate bias much more negative than $V_{\rm TH}$ at turn-ON does this. Then, at turn-OFF, the gate bias becomes more positive than $V_{\rm TH}$ when $V_{\rm GG} = V_{\rm BB}$. The channel must revert to N-type silicon thus preventing majority carrier current flow.





FIGURE 5. Variation in Switching-Threshold Voltage with Changes in Bulk-to-Source Bias Voltage.

The circuit designer must use biases that prevent the drain from having a positive potential when the switch is OFF. For example, $V_{in}=\pm 10V$ and $V_{BB}=\pm 9V$ should not be allowed. Operating with $V_{DS}=\pm 1V$ won't harm the MOSFET, but some of the signal will appear at the output. Effects of improper biasing can be seen in Figure 6. With the source and bulk grounded while V_{DS} varies, output currents at different gate biases are measured to produce the "drain family of curves." The normal family looks like Figure 6b (the drain

6a



6h




FIGURE 6. Drain-Current Measuring Circuit, Normal Drain Family of Curves, and "Bipolar" Drain Family of Curves.

family of National Semiconductor's MM450/MM550 MOS switching IC's). The "bipolar" family in Figure 6c shows what happens when V_{DS} is allowed to go positive.

During small excursions of V_{DS} , the MOSFET acts as a voltage-variable resistor. But when V_{DS} rises to about +0.6V, there is an abrupt increase in drain current. At this point, the diode drop is exceeded and the drain-bulk junction becomes forward biased. Minority carriers are injected into the n-type channel region, causing grounded-base pnp bipolar transistor action (note in Figure 1 that a MOSFET resembles a lateral pnp transistor in the OFF condition). Output current will be α times the input current. In most MOS devices, the amplification factor will be 0.5 to 0.9.

It is absolutely mandatory that the $V_{DS} \ge +0.6V$ be avoided. Otherwise the effective R_{OFF} will be poor and the channel will seem to have abnormally high leakage current.

Only the upper right corner of the graph in Figure 6b, detailed in the third quadrant of Figure 6c, is useful in practical circuit designs. The useful characteristics are to the right of $-V_{DS} = -1$ and above a load line at about $I_D = 0.5$ mA.

ON AND OFF RESISTANCE

Both $R_{O\,N}$ and $R_{O\,F\,F}$ normally vary with signal voltage and operating temperature. A positive signal voltage improves channel enhancement by making the gate more negative with respect to drain and source.

 R_{ON} is minimum at the most positive signal level. It will increase slowly with temperature, since high temperatures reduce the mobility of majority carriers. Neverthless, R_{ON} will have little effect on signal quality if $R_{\rm L}$ is much larger. R_{ON} does vary nonlinearly, though, so we investigated its effect upon signal quality. Figure 7 proves that the effect




FIGURE 7. Small-Signal Harmonic Distortion (Measured with Only About 100 Ohms Load Resistance).

is negligible provided that the biasing rules are observed.

The curves of small-signal harmonic distortion in Figure 7 were measured with practically no load resistance. AC signals at various voltages were

applied to the MOSFET input and the current flow was measured at the output with the help of a 100-ohm current-sensing resistor. Distortion levels less than 0.1% could not be measured with available instruments. The anomaly in the +10V curve is due to diode distortion of the type illustrated in Figure 6c. The input signal's AC plus DC components exceeded the bulk voltage, $V_{\rm BB}$ = +10V, by more than the +0.6V diode drop.

The harmonic distortion is amply low for practical applications. With a 1-kilohm load, the small-signal distortion typically would be less than 0.5%, with $V_{\rm in}=\pm 10 V$ and $V_{\rm DS}$ almost $\pm 1 V$. A load of 1 kilohm is unusually small. Small signal distortion would be almost unmeasurable with a 10-kilohm load. When signal accuracy must be very high, 100 kilohms are used by some designers.

Worst-case R_{ON} can be expected at a =10V input. Figure 8 gives the change in R_{ON} of the MM450/MM550 series devices when the analog input is at +10V, 0V and =10V. If lower impedance is essential, the gate can be biased more negative. For instance, at V_{BB} = +10V, V_{GG} can be made =25V or =30V instead of =20V, increasing =V_{GB} to =35V or =40V. Don't go over the specificed maximum bias, which is usually =45V, because excessive bias could reduce the device operating life.

Conversely, all biases can be reduced if the signal voltage range is less than ± 10 V. The gate-drive circuit will not have to swing as far, the switch can be operated faster, and switching transients will be smaller. Or, the bulk bias can be reduced and the gate bias maintained at the previous ON level. This




FIGURE 8. Typical R_{ON} Characteristics of MM450/MM550 MOS Devices at Most Positive, Zero and Most Negative Signal Voltages.

will give the effect shown in Figure 9-an improvement in channel enhancement and reductions in $R_{\rm ON}$ at the various signal levels.






FIGURE 9. Bulk Bias Effect on RON-

When the gate is turned OFF, impedance between source and drain becomes very high $(R_{OFF} \approx 10^{1.2} \text{ ohms})$. A MOSFET's only significant DC conduction is leakage current. Total leakage in MM450/MM550 devices is typically less than 100 pA at 25°C. It rises more rapidly than RON with increasing temperature, approximately doubling with every 10°C rise in temperature. However, the MM450 devices are low-leakage types that are specified for use to 125°C. At the maximum temperature, leakage will usually be less than 100 nA. (At very high signal frequencies, another conduction mechanism may occur-analog signal feedthrough in the device capacitances, which can be prevented by making the gate-driver impedance low when the switch is OFF.)

The two significant forms of DC leakage are leakage from source and drain to bulk, and leakage through the channel from input to output. When all channels in the multiplexer are OFF, and the outputs of each MOSFET are connected to a common package pin, total leakage will be the sum of the bulk and channel leakages.

Worst-case leakage is measured with the circuit in Figure 10. The pin at which the leakage current is measured is biased to -25V and all other pins are grounded. This is equivalent to the bulk being biased at +10V, all gates at +10V, and all analog-signal inputs at +10V, with the output at -15V.




FIGURE 10. Worst-Case Leakage Test Circuit and Typical Worst-Case Total Leakage of MM451 at 25 C.

Channel leakage is measured with the test circuit in Figure 11a. At $V_{\rm in}$ = +10V, the leakage at the output is at its maximum positive value. As $V_{\rm in}$ goes more negative than +10V, channel leakage decreases, goes through zero, and becomes negative, as in Figure 11b.




FIGURE 11. Channel-Leakage Test Circuit and Variation in Leakage with Signal Voltage.

The designer of switching systems that require very high R_{OFF} values under all signal conditions should anticipate the possibility of worst-case leakage. But average leakage will generally be considerably less than worst case. First, leakage currents in each switch are voltage-sensitive, and will be less than maximum at signal voltages less than +10V. Secondly, when the analog signals on some channels are positive and those on other channels are negative, the negative currents will subtract from the positive currents, further reducing the total leakage at the output. Also, when a switch is ON, it would not be contributing to the leakage. Assuming signal voltages vary randomly between +10 and -10V, total leakage will run about half that of worst case. Of course, leakage will be still less if the analog signal limits are less than ± 10 V.

CONCLUSION

Integrated MOSFET switching circuits make excellent low-level analog commutators. Power dissipation is essentially zero, capacitance is reasonably low (typically 8 pF at the analog input), the $R_{\rm OFF}/R_{\rm ON}$ ratio is high, and the control signal is isolated from the input. MOS IC's with four or more switching channels are readily available in production quantities.

Conventional bipolar drive circuitry can control channel switching at rates in the megahertz range. Hybrid integrated circuits containing monolithic MOS multiplexers and bipolar drivers are being manufactured for medium-speed applications (NH0014 and NH0019). Level-changing circuits in these devices allow external TTL or DTL IC's to control the commutator at analog signal levels to ±10V. MOS commutator systems can be built with building block circuits such as the MM454F in Figure 12. This monolithic IC can commutate at rates to 1 MHz, depending on the range of signal voltages. The control logic on the chip includes a clock countdown chain that facilitates submultiplexing.




FIGURE 12. Logic Diagram of MM454F Four-Channel MOS Multiplexer. Switches and Control Circuitry Are Fabricated in the Same Monolithic Chip.

MOSFET switches are generally used to commutate low-frequency analog signals. Today, the preferred device for RF-signal multiplexing is the N-channel junction FET, which can handle signal frequencies in the VHF range. MOS IC's have operated successfully, however, in some RF application. The high-frequency capabilities of MOS IC's are being investigated by the author and will be the subject of a future report.

Although the most outstanding feature of MOSFET's is the ease with which they can be fabricated as multichannel monolithic IC's, their electrical characteristics compare quite favorably with those of other switching components. An "order of magnitude" comparison of MOSFET's and other devices that could be used for low-level analog switching is given by Table 1. Better characteristics might be obtained in each case, but these values are typical.

Each type of analog switch has advantages and limitations that must be considered for practical use. No switch is perfect. If a switch were perfect, it would have zero resistance when ON, infinite resistance when OFF, and be 100% efficient—that is, it would consume no power.

Electrically, the mechanical switch comes close to this ideal. It has the highest $R_{\mathsf{OFF}}/R_{\mathsf{ON}}$ ratio and totally isolates the analog signal from the switching-control function. However, it has mechanical drawbacks that make it noisy and unsuitable for

low level commutation: contact bounce, contact pitting, susceptibility to vibration, and the necessity to move a physical mass to turn the switch on or off. It cannot commutate very fast and consumes more power than a solid-state switch, as a rule.

Bipolar transistors make excellent digital switches, the fastest ever developed, but they are usually a poor choice for multiplexing low-level analog signals. Their main disadvantages are an inherent offset voltage and the impossibility of isolating the switching control signal from the analog signal being switched. Furthermore, analog switching rates are slower than FET's. Their Ron is low, though—typically 10 ohms in analog switches (versus milliohms in power transistors). Bipolar transistors fare much better in high-level switching, where DC offset is not a problem.

Photocells make fairly good analog switches. Because light is used as the control signal, the control is completely isolated from the analog electrical signal. However, R_{ON} is high and the ROFF/RON ratio is relatively poor. Even at moderate R_{OFF}/R_{ON} ratios, photocells cannot commutate much faster than 100 Hz. After exposure to intense light, a photocell made with a semiconductor such as cadmium sulfide or cadmium selenide exhibits a long turn-off decay time. Photocell turn-off time constants may stretch out for many seconds before ROFF reaches an acceptable level. Faster switches can be made with combinations of electroluminescent diodes and phototransistors, but these devices are still very expensive.

Some N-channel junction FET's come close to being ideal switches. Offset voltage is zero, and the admittance-to-input capacitance ratio Y_{fs}/C_{iss} is the highest of any contemporary device. These two parameters govern commutation rate, which can be very high if the impedances of the signal source and the load are made very low. Theoretically, the high majority-carrier mobility in an N-channel J-FET enables it to operate at a frequency higher than any other type of FET. A good example is the 2N4391: R_{OFF}/R_{ON} is about 10°, R_{ds (on)} is a maximum of 30 ohms. and maximum leakage at 25°C is 100 pA. The one major disadvantage of N-channel J-FET's is that they are extremely difficult to make in the form of multichannel IC's. For high-frequency commutation, the P-channel type of J-FET is a poor choice because its majority carrier mobility is lower than N channel J-FET's.

Applications of MOS Analog Switches

National Semiconductor Application Note 38 R. Stump, D. Wollesen May 1970



ABSTRACT

This discussion begins with some basic commutation circuits, then describes some uses in linear amplifier applications such as reset functions and chopper applications. The use of MOS switches as a suppressed carrier double-sideband modulator and a double-sideband demodulator is then covered; followed by a circuit proposal for a phase-locked loop AM-FM detector without tuned circuits.

THE MOS DIFFERENTIAL SWITCH-DC TO RF

The dual differential switch is a particular switch connection scheme which at first glance prompts one to say—so what? It is, however, one of those simple circuit configurations which can find a wide variety of uses in electronic circuits. The dual differential switch could also be called a DPDT switch or two SPDT switches—depending on how they are toggled.


MOS switches have some unique features which make them very useful for data switching $^{1/2},\,^{1/2}$: no offset voltage, high R_{OFF}/R_{ON} ratios, low leakage, fast operation, and matched "on" resistance. Within definite bounds, MOS switches exhibit good isolation between the switching drive and signal path.

MOS switches do have somewhat unique driving requirements. In order to solve this problem, National manufactures a hybrid integrated circuit which provides DTL-TTL drive compatibility with the dual differential switch. These devices use the DM7801 chip with an MM450 chip for the AH0014 and the DM7800 chip with an MM450 chip for the AH0019. The AH0014 is basically a DPDT switch while the AH0019 is two SPDT switches in the same package. Each connection has its particular advantages and disadvantages.


COMMUTATION CIRCUITS

The AH0014 may be used as a two channel commutator only, because two of its four channels are always on. The AH0019 may be used for systems with any number of channels since it can shut all channels off on command.

Figure 3 shows a six channel commutator which may be easily expanded. Data sampling may be done on any format which the user chooses. Sampling format is easily controlled by DTL or TTL logic design independent of the AH0019 Since each buffer-driver of the AH0019 has a dual input gate, all channel blanking is readily achieved. If desired, the format shown in Figure 3 may be



(a) MOS Configuration




(b) Schematic Configuration


FIGURE 1 MM450/MM550 MOS Dual Differential Switch

modified so as to use the AH0019 logic inputs as binary gates which can reduce the command logic complexity if the blanking function is not required.


Since the multiplexed information is in differential form, common mode noise is greatly reduced. Also, the MOS gate drive spiking is drastically reduced because of the differential channel con-


figuration. Demultiplexing may be accomplished by using a circuit identical to the multiplexer because the MOS device is a true bilateral switch. In hard-wired systems where the multiplex "outputs" are electrically connected as in Figure 4, the signal may be transmitted in either direction. For non-hardwired systems, the modulation-demodulation sequence is still bilateral, but provisions must be made for transmit/receive function control.





(a) AH0014





(b) AH0019

Figure 2. AH0014 and AH0019 DTL-TTL Compatible MOS Analog switches




Figure 3. Differential Signal Commutator— AH0019




FIGURE 4. Commutation-Modulation and Demodulation

USAGE IN LINEAR AMPLIFIER CIRCUITS

The AH0014 and AH0019 devices are useful for switching functions in linear circuit applications because of high off/on resistance ratio and ease of switching control using logic elements. Sample and hold circuits, integrator reset switching, and reset stabilized amplifiers are a few examples (Figure 5). More detailed information on this type of circuitry is available in National Semiconductor applications notes AN-4, AN-5, AN-20, and AN-29⁴⁻⁷


An obvious use of the AH0014 and AH0019 are in chopper stabilized amplifiers (Figure 6). One of the better forms of chopper stabilized amplifiers is the series shunt chopper with sample and hold type of output. The AH0014 does a good job at this because it contains the complete set of switches plus proper drive for the switches. The

AH0014 can greatly reduce component count for chopper stabilized amplifiers.

DOUBLE SIDEBAND MODULATOR

The AH0019 can be used as a double sideband modulator. In modulator applications, the AH0019 functions as a DPDT switch which alternately reverses the polarity of the modulating signal at the chopper frequency. MOS switches work quite well at this application because of zero offset voltage and large signal handling ability.

In order to build a double sideband balanced modulator^{8,9}, one of the two modulating inputs must be applied as a balanced input. For the circuit shown in Figure 7, an LM102 and LM107 were used for an audio phase splitter.






FIGURE 5. Switching Applications With Linear Circuits




FIGURE 6. Series-Shunt Chopper Stabilized Amplifier

FIGURE 7. Double Sideband Modulator-Demodulator


Both point A and point B in Figure 7 are DSB modulated outputs; so, technically, you could get by with only one. The waveform at point A is illustrated in Figure 8a for a carrier frequency of 100 kHz and an audio frequency of 12.5 kHz. Point B is equal and out of phase.

One type of spurious response encountered with MOS switching devices is output spikes caused by a charge being dumped into the channel by the gate drive through gate-channel capacitance. By adding C1, part of the charge can be absorbed,

the switching transients are an "in phase" or "common mode" error.

To better illustrate the improvement by using a balanced output, the audio signal was reduced to zero volts and the points A, B, and A-B were measured as shown in Figure 9. The improvement operating in the differential mode is obvious.

The circuit drive requirements for Figure 7 may be simplified by using the AH0014 since it provides an inverting function internally. Only one phase of toggle drive to the AH0014 is required.






FIGURE 8. Double Sideband Signal

thus reducing the voltage amplitude of the spikes. The R1C1 combination has its 3 dB point at about 80 kc, so output from the phase splitter was not attenuated in the audio range.

The astute observer will notice switching transients on the waveform in Figure 8a. By taking the output in differential form at points A and B, these transients are greatly reduced because the desired signals are equal but of opposite polarity, while

The modulation will be distorted more due to the phase lag created by the internal inverter of the AH0014 Figure 10a shows the switching performance of the AH0019 while Figure 10b shows the switching performance of the AH0014 In applications which do not require high carrier frequencies, the AH0014 is adequate, but for carrier frequencies above 100 kHz, the AH0019 provides improved performance because of its symmetrical switching behavior.




FIGURE 9. MOS Switching Transients




FIGURE 10. Channel Switching- AH0019 vs AH0014




FIGURE 11. Demodulator Recovered Output

DOUBLE SIDEBAND DEMODULATOR

The major requirement of double sideband signal demodulation is proper carrier reinsertion. For maximum output, the carrier must be reinserted exactly in phase or exactly 180 out of phase with respect to the signal. Any departure from this optimum phase relationship will reduce the recovered signal amplitude. By applying the double sideband signal to a second AH0019 as shown in Figure 7, the original modulating waveform may be recovered, along with some switching transients (Figure 11).

These switching transients may be filtered out quite easily. It is, however, instructive to compare the recovered audio signal with the original. The modulating signal had less than 0.1% distortion at 1 kHz. Figure 12 shows the distortion of the recovered signal vs. signal amplitude.

Carrier frequency was 100 Hz for the upper curve and 10 kHz for the lower. These curves indicate that most of the distortion is due to switching transients, especially at low modulation levels. Output filtering will significantly reduce the recovered signal distortion.

Figure 13 emphasizes the affect that switching transients have on harmonic distortion. At carrier frequencies below 10 kHz, the RMS value of the transients is reduced to a point where distortion of the MOS switches themselves can be seen.

The AH0014 and AH0019 data sheet suggests a V plus supply value of 10 volts and a V minus supply value of -20 volts. However, switching transients may be reduced by using different power supply voltages. Figure 14 and Figure 15 show what happens to harmonic distortion caused by spiking versus power supply level. Figure 14 is plotted for V minus with V plus at 10 volts. Figure 15 shows what happens as V plus is varied. All of the previous data was taken at V plus at 14 volts and V minus at -12 volts.

AM-FM DEMODULATOR

Although an AM-FM demodulator was not physically constructed, the previously discussed "double sideband demodulator" performance implies that a very interesting phase detector can be built. The interesting features of this type of a detector are large dynamic range, recovery of both

in-phase (amplitude modulated) and quadraturephase (frequency modulated) signals plus the feasibility of not using any inductors for tuning.

Figure 16 shows the proposed circuit block diagram which uses a phase-locked loop for phase reference signal. The voltage controlled oscillator (VCO) is operated at 4 f_o. Flip Flop #1 provides a two phase output which is fed into FF #2 and FF #3. The outputs of FF #2 and FF #3 are exactly 90° out of phase regardless of the frequency of the VCO. This kind of performance is awfully hard to achieve using tuned circuits. For a 455 kHz detector, the VCO would operate at 1820 kHz. TTL flip flops will operate quite nicely at that frequency and should hold phase shift errors to practically zero. The LM107 provides DC gain to close the phase-locked loop, it forces the VCO to a frequency and phase angle which causes. the "FM out" port to zero volts DC; this port is then operating exactly in quadrature with the applied signal. This part of the detector is then insensitive to amplitude modulation and sensitive to frequency modulation. Since the AM detector portion is operating exactly 90° out of phase with the FM portion, its output is insensitive to FM and sensitive to AM.




FIGURE 12. Recovered Signal Harmonic Distortion vs





FIGURE 14. Harmonic Distortion vs Negative Power Supply Voltage



THERE WAS LITTLE SIGNIFICANT DIFFERENCE IN DISTORTION AT SIGNAL AMPLITUDES OF 3.0V, 1.0V, 0.3V, 0.1V RMS.

FIGURE 13. Recovered Signal Harmonic Distortion vs Carrier Frequency




FIGURE 15. Harmonic Distortion vs Positive Supply Voltage

16




FIGURE 16. AM-FM Demodulator

CONCLUSION

The most obvious use of the AH0014 and AH0019 is in commutator applications, and it indeed is a very useful device for that purpose. The use of these switches in linear circuit applications is also very attractive because of DTL-TTL control compatibility. There are many more uses of these switches possible than the few examples described here.

The unusual application of these devices as suppressed carrier double-sideband modulators and demodulators suggests applications in servo systems and even communications systems due to their high speed operation. The final circuit suggestion, a phase-locked loop AM-FM demodulator without tuned circuits should be very useful in communications systems. The AH0019 will operate quite well at an IF frequency of 455 kHz or less.

These basic capabilities of the MOS dual differential switch should encourage much greater usage of this type of device in new product designs.

REFERENCES

 D. Mrazek, "High Speed MOS Commutators", National Semiconductor AN-28, January 1970.

- D.L. Wollesen, "Analog Signal Commutation", National Semiconductor AN-33, February 1970.
- D.L. Wollesen, "Analog Switching—High Speed With JFET's", EDN, January 15, 1970.
- R.J. Widlar, "Monolithic Operational Amplifiers", National Semiconductor AN-4, April 1968.
- R.J. Widlar, "Integrated Voltage Follower", National Semiconductor AN-5, May 1968.
- W.S. Routh, "Applications Guide For Op Amps", National Semiconductor AN-20, February 1969.
- R.J. Widlar, "I.C. Op Amp Beats FET's On Input Current", National Semiconductor AN-29, December 1969.
- 8. F.E. Terman, *Electronic and Radio Engineering*, McGraw-Hill, New York, 1955.
- M. Schwartz, Information Transmission Modulation and Noise, McGraw-Hill, New York, 1959.

Applications for a New Ultra-High Speed Buffer

National Semiconductor Application Note 48 Barry Siegel Leonard Van Der Gaag August 1971



INTRODUCTION

Voltage followers have gained in popularity in applications such as sample and hold circuits, general purpose buffers, and active filters since the introduction of IC operational amplifiers. Since they were not specifically designed as followers, these early IC's had limited usage due to low bandwidth, low slew rate and high input current. Usage of voltage followers was expanded in 1967 with the introduction of the LM102, the first IC designed specifically as a voltage follower. With the LM102, engineers were able to obtain an order of magnitude improvement in performance and extend usage into medium speed applications. The LM110, an improved LM102, was introduced in late 1969. However, even higher speeds and lower input currents were needed for very fast sample and holds, A to D and D to A converters, coax cable drivers, and other video applications.

The solution to this application problem was attained by combining technologies into a single package. The result, the LH0033 high speed buffer, utilizes JFET and bipolar technology to produce a ultra-fast voltage follower and buffer whose propagation delay closely approaches speed-of-light delay across its package, while not compromising input impedance or drive characteristics. Table I compares various voltage followers and illustrates the superiority of the LH0033 in both low input current or high speed video applications.

CIRCUIT CONSIDERATIONS

The junction FET makes a nearly ideal input device for a voltage follower, reducing input bias current to the picoamp range. However, FET's exhibit moderate voltage offsets and offset drifts which tend to be difficult to compensate. The simple voltage follower of Figure 1 eliminates initial offset and offset drift if Ω_1 and Ω_2 are identically matched transistors. Since the gate to source voltage of Ω_2 equals zero volts, then Ω_1 's gate to source voltage equals zero volts. Furthermore as V_{P1} changes with temperature (approximately $2.2 \text{ mV/}^{\circ}\text{Cl}$, V_{P2} will change by a corresponding amount. However, as load current is drawn

from the output, Q_1 and Q_2 will drift at different rates. A circuit which overcomes offset voltage drift is used in a new high speed buffer amplifier, the LH0033. Initial offset is typically 5 mV and offset drift is $20~\mu\text{V}/^{\circ}\text{C}$. Resistor $R_2|\text{is}$ used to establish the drain current of current source transistor, Q_2 at 10 mA.



FIGURE 1. Simple Voltage Follower Schematic

The same drain current flows through Q_1 causing a voltage at the source of approximately 1.1V. The 10 mA flowing through R_1 plus Q_3 's V $_{\rm BE}$ of 0.6V causes the output to sit at zero volts for zero volts in. Q_3 and Q_4 eliminate loading the input stage (except for base current) and CR $_1$ and CR $_2$ establish the output stage collector current.




FIGURE 2. LH0033 Schematic

If Q_1 and Q_2 are matched, the resulting drift is reduced to a few $\mu V/^{\circ}C$.

TABLE I COMPARISON OF VOLTAGE FOLLOWERS

PARAMETER	CONVENTIONAL MONOLITHIC OP AMP LM741	FIRST GENERATION VOLTAGE FOLLOWER LM102	SECOND GENERATION VOLTAGE FOLLOWER LM110	SPECIALLY DESIGNED VOLTAGE FOLLOWER LH0033
INPUT BIAS CURRENT	200 nA	3.0 nA	1.0 nA	0.05 nA
SLEW RATE	0 5V/µs	10V/µs	30V/µs	1500V/µs
BANDWIDTH	1 O MHz	10 MHz	20 MHz	100 MHz
PROP. DELAY TIME	350 ns	35 ns	18 ns	1,2 ns
OUTPUT CURRENT CAPABILITY	±5 mA	±2 mA	12 mA	±100 mA

PERFORMANCE OF THE LH0033 FAST VOLTAGE FOLLOWER/BUFFER

The major electrical characteristics of the LH0033 are summarized in Table II. All the virtues of a ultra-high speed buffer have been incorporated. Figure 3 is a plot of input bias current vs temperature and shows the typical FET input character-

istics. Other typical performance curves are illustrated in Figures 4 through 10. Of particular interest is Figure 8, which demonstrates the performance of the LH0033 in video applications to over 100 MHz.

TABLE II

PARAMETER	CONDITIONS	VALUE	PARAMETER	CONDITIONS	VALUE
Ourput Offset Voltage	R _S - 100 ki2	5 mV	Output Current Capability		2100 mA pe
nput Bias Current		50 pA	Slew Rate	R ₅ 5012, R ₁ 1k	1500V.us
nput Impedance	V _{IN} + 10 Vrms	1011 12	1	,	13001125
	R _L = 1k, f = 1 kH₂		Propagation Delay		1.2 ns
foltage Gain	V _{IN} : 10 Vrms R _L = 1k, f = 1 kHz, R _S = 100k	0.98	Bandwidth	V _{IN} 10 Vrms R _S 5002, R _L 1k	100 MHz
lutput Voltage Swing	V _S - +15V, R _S - 100k R _L = 1k	±13V		a n(16	




FIGURE 3. Input Bias Current vs Temperature




FIGURE 4. Output Offset Voltage vs Temperature




FIGURE 5. Output Voltage vs Supply Voltage




FIGURE 6. Negative Pulse Response




FIGURE 7. Positive Pulse Response




FIGURE 8. Frequency Response




FIGURE 9. Supply Current vs Supply Voltage




FIGURE 10. Rise and Fall Time vs Temperature

APPLICATIONS FOR ULTRA-FAST FOLLOWERS

The LH0033's high input impedance ($10^{11}~\Omega$, shunted by 2 pF) and high slew rate assure minimal loading and high fidelity in following high speed pulses and signals. As shown below, the LH0033 is used as a buffer between MOS logic and a high speed dual limit comparator. The device's high input impedance prevents loading of the MOS logic signal (even a conventional scope probe will distort high output impedance MOS). The LH0033 adds about a 1.5 ns to the total delay of the comparator. Adjustment of voltage divider R_1, R_2 allows interface to TTL, DTL and other high speed logic forms.




FIGURE 11. High Speed Dual Limit Comparator for MOS Logic

The LH0033 was designed to drive long cables, shielded cables, coaxial cables and other generally stringent line driving requirements. It will typically drive 200 pF with no degradation in slew rate and several thousand pF at a reduced rate. In order to prevent oscillations with large capacitive loads, provision has been made to insert damping resistors between V⁺ and pin 1, and V⁻ and pin 9. Values between 47 and 100 Ω work well for C_L > 1000 p F. For non-reactive loads, pin 12 should be shorted to pin 1 and pin 10 shorted to pin 9. A coaxial driver is shown in Figure 13. Pin 6 is shorted to pin 7. obtaining an initial offset of 5.0 mV, and the 43Ω coupled with the LH0033's output impedance (about 6Ω) match the coaxial cable's characteristic impedance. C₁ is adjusted as a function of cable length to optimize rise and fall time. Rise time for the circuit as shown in Figure 12, is 10 ns.




FIGURE 12. LH0033 Pulse Response into 10 Foot Open Ended Coaxial Cable




FIGURE 13.

Another application that utilizes the low input current, high speed and high capacitance drive capabilities of the LH0033 is a shield or line driver for high speed automatic test equipment. In this example, the LH0033 is mounted close to the device under test and drives the cable shield thus allowing higher speed operation since the device under test does not have to charge the cable.




FIGURE 14. Instrumentation Shield/Line Driver

The LH0033's high input impedance and low input bias current may be utilized in medium speed circuits such as Sample and Hold, and D to A converters. Figure 15 shows an LH0033 used as a buffer in medium speed D to A converter.

Offset null is accomplished by connecting a 100Ω pot between pin 7 and V°. It is generally a good idea to insert 20Ω in series with the pot to prevent excessive power dissipation in the LH0033 when the pot is shorted out. In non-critical or AC coupled applications, pin 6 should be shorted to pin 7. The resulting output offset is typically 5 mV at 25° C.




FIGURE 15.

The high output current capability and slew rate of the LH0033 are utilized in the sample and hold circuit of Figure 16. Amplifier, A1 is used to buffer high speed analog signals. With the configuration shown, acquisition time is limited by the time constant of the switch "ON" resistance and sampling capacitor, and is typically 200 or 300 ns. A2's low input bias current, results in drifts in hold mode of $\frac{50\,\text{mV}}{\text{sec}}$ at 25°C and $\frac{1\text{V}}{\text{sec}}$ at 125°C .

The LH0033 may be utilized in AC applications such as video amplifiers and active filters. The circuit of Figure 17 utilizes boot strapping to achieve input impedances in excess of 10 $M\Omega.$




FIGURE 16. High Speed Sample & Hold




FIGURE 17. High Input Impedance AC Coupled Amplifier

A single supply, AC coupled amplifier is shown in Figure 18. Input impedance is approximately 500k and output swing is in excess of 8V peak-to-peak with a 12V supply.




FIGURE 18. Single Supply AC Amplifier

The LH0033 may be readily used in applications where symmetrical supplies are unavailable or may not be desirable. A typical application might be an interface to an MOS shift register where $V^+=5.0V$ and $V^-=-25V$. In this case, an apparent output offset occurs. In reality, the output voltage is due to the LH0033's voltage gain of less than unity. The output voltage shift due to asymmetrical supplies may be predicted by:

$$\Delta V_{O} \cong (1 - Av) \frac{(V^{+} - V^{-})}{2} = .005 (V^{+} - V^{-})$$

where: Av = No load voltage gain, typically 0.99.

V⁺ = Positive Supply Voltage.

V = Negative Supply Voltage.

For the foregoing application, ΔV_O would be –100 mV. This apparent "offset" may be adjusted to zero as outlined above.

Figure 19 shows a high Q, notch filter which takes advantage of the LH0033's wide bandwidth. For the values shown, the center frequency is 4.5 MHz.




FIGURE 19. 4.5 MHz Notch Filter

The LH0033 can also be used in conjunction with an operational amplifier as current booster as shown in Figure 20. Output currents in excess of 100 mA may be obtained. Inclusion of 150Ω resistors between pins 1 and 12, and 9 and 10 provide short circuit protection, while decoupling pins 1 and 9 with 1000 pF capacitors allow near full output swing.

The value for the short circuit current is given by:

$$I_{SC} \cong \frac{V^+}{R_{LIMIT}} = \frac{V^-}{R_{LIMIT}}$$

where: $I_{SC} \le 100 \text{ mA}$.




FIGURE 20. Using LH0033 as an Output Buffer

SUMMARY

The advantages of a FET input buffer have been demonstrated. The LH0033 combines very high input impedance, wide bandwidth, very high slew rate, high output capability, and design flexibility, making it an ideal buffer for applications ranging from DC to in excess of 100 MHz.

Pin Diode Drivers

National Semiconductor Application Note 49 Barry Siegel August 1971



INTRODUCTION

The DH0035/DH0035C is a TTL/DTL compatible, DC coupled, high speed PIN diode driver. It is capable of delivering peak currents in excess of one ampere at speeds up to 10 MHz. This article demonstrates how the DH0035 may be applied to driving PIN diodes and comparable loads which require high peak currents at high repetition rates. The salient characteristics of the device are summarized in Table 1.

PARAMETER	CONDITIONS	VALUE
Differential Supply Voltage (V ⁺ – V ⁻)		30V Max.
Output Current		1000 mA
Maximum Power		1.5W
t _{delay}	PRF = 5.0 MHz	10 ns
t _{rise}	V* - V ⁻ = 20V 10% to 90%	15 ns
t _{fall}	V* - V ⁻ - 20V 90% to 10%	10 ns

Table I DH0035 Characteristics

PIN DIODE SWITCHING REQUIREMENTS

Figure 1 shows a simplified schematic of a PIN diode switch. Typically, the PIN diode is used in RF through microwave frequency modulators and switches. Since the diode is in shunt with the RF path, the RF signal is attenuated when the diode is forward biased ("ON"), and is passed unattenuated when the diode is reversed biased ("OFF").

There are essentially two considerations of interest in the "ON" condition. First, the amount of "ON" control current must be sufficient such that RF signal current will not significantly modulate the "ON" impedance of the diode. Secondly, the time required to achieve the "ON" condition must be minimized.




FIGURE 1. Simplified PIN Diode Switch

The charge control model of a diode^{1:2} leads to the charge continuity equation given in equation (1).

$$i = \frac{dQ}{dt} + \frac{Q}{\tau} \tag{1}$$

where: Q = charge due excess minority carriers $\tau = \text{mean life time of the minority carriers}$

Equation (1) implies a circuit model shown in Figure 2. Under steady conditions $\frac{dQ}{dt} = 0$, hence:

$$I_{DC} = \frac{Q}{\tau} \text{ or } Q = I_{DC} \tau$$
 (2)

where: I = steady state "ON" current.




FIGURE 2. Circuit Model for PIN Switch

The conductance is proportional to the current, I; hence, in order to minimize modulation due to the RF signal, $I_{DC} \gg i_{RF}$. Typical values for I_{DC} range from 50 mA to 200 mA depending on PIN diode type, and the amount of modulation that can be tolerated.

The time response of the excess charge, Q, may be evaluated by taking the Laplace transform of equation (1) and solving for Q:

$$Q(s) = \frac{\tau I(s)}{1 + s\tau}$$
 (3)

Solving equation (3) for Q(t) yields:

$$Q(t) = L^{-1}[Q(s)] = I\tau(1 - e^{-t/\tau})$$
 (4)

The time response of Q is shown in Figure 3a. As can be seen, several carrier lifetimes are required to achieve the steady state "ON" condition (Q = I_{DC} · τ).




FIGURE 3a.

The time response of the charge, hence the time for the diode to achieve the "ON" state could be shortened by applying a current spike, lpk, to the diode and then dropping the current to the steady state value, I_{DC} , as shown in Figure 3b. The optimum response would be dictated by:

$$(lpk)(t) = \tau \cdot l_{DC}$$
 (5)




FIGURE 36.

The turn off requirements for the PIN diode are quite similar to the turn on, except that in the "OFF" condition, the steady current drops to the diode's reverse leakage current.

A charge, I_{DC} , τ , was stored in the diode in the "ON" condition and in order to achieve the "OFF" state this charge must be removed. Again, in order to remove the charge rapidly, a large peak current (in the opposite direction) must be applied to the PIN diode:

$$-lpk >> \frac{Q}{\tau}$$
 (6

It is interesting to note an implication of equation (5). If the peak turn on current were maintained for a period of time, say equal to τ , then the diode would acquire an excess charge equal to lpk·T. This same charge must be removed at turn off, instead of a charge $I_{DC} \cdot \tau$, resulting in a considerably slower turn off. Accordingly, control of the width of turn on current peak is critical in achieving rapid turn off.

APPLICATION OF THE DH0035 AS A PIN DIODE DRIVER

The DH0035 is specifically designed to provide both the current levels and timing intervals required to optimally drive PIN diode switches. Its

FIGURE 4. DH0035 Schematic Diagram




FIGURE 5. Cathode Grounded Design

schematic is shown in Figure 4. The device utilizes a complementary TTL input buffer such as the DM7830/DM8830 or DM5440/DM7440 for its input signals.

Two configurations of PIN diode switch are possible: cathode grounded and anode grounded. The design procedures for the two configurations will be considered separately.

ANODE GROUND DESIGN

Selection of power supply voltages is the first consideration. Table 1 reveals that the DH0035 can withstand a total of 30V differentially. The supply voltage may be divided symmetrically at $\pm 15 \text{V}$, for example. Or asymmetrically at $\pm 20 \text{V}$ and -10 V. The PIN diode driver shown in Figure 5, uses $\pm 10 \text{V}$ supplies.

When the Q output of the DM8830 goes high a transient current of approximately 50 mA is applied to the emitter of Q_1 and in turn to the base of Q_5 .

 Q_5 has an h_{fe} = 20, and the collector current is h_{fe} x 50 or 1000 mA. This peak current, for the most part, is delivered to the PIN diode turning it "ON" (RF is "OFF").

lpk flows until $\mathbf{C_2}$ is nearly charged. This time is given by:

$$t = \frac{C2 \Delta V}{lpk}$$
 (7)

where: $\Delta V =$ the change in voltage across C_2 .

Prior to Q_5 's turn on, C_2 was charged to the minus supply voltage of -10V. C_2 's voltage will rise to within two diode drops plus a V_{sat} of ground:

$$V = |V^-| - Vf(PIN Diode) - Vf_{CR1} - V_{sat_{OS}}$$
 (8)

for V' = -10V, $\triangle V = 8V$.

Once C_2 is charged, the current will drop to the steady state value, I_{DC} , which is given by:

$$I_{DC} = \frac{V}{R_M} - \frac{V^+}{R_3} - \frac{V_{CC}}{R_1}$$
 (9)

where: $V_{CC} = 5.0V$ $R_1 = 250\Omega$ $R_3 = 500\Omega$

$$\therefore R_{M} = \frac{(R_{3}) (\Delta V) (R_{1})}{R_{1}V^{+} + I_{DC}R_{3}R_{1} + V_{CC}R_{3}}$$
(9a)

For the driver of Figure 5, and $I_{DC} = 100 \text{ mA}$, R_M is 56 ohms (nearest standard value).

Returning to equation (7) and combining it with equation (5) we obtain:

$$t = \frac{\tau I_{DC}}{lpk} = \frac{C_2 V}{lpk}$$
 (10)

Solving equation (10) for C2 gives:

$$C_2 = \frac{I_{DC}\tau}{V} \tag{11}$$

For $\tau = 10 \text{ ns, C}_2 = 120 \text{ pF}$.

One last consideration should be made with the diode in the "ON" state. The power dissipated by the DH0035 is limited to 1.5W (see Table I). The DH0035 dissipates the maximum power with Ω_5 "ON". With Ω_5 "OFF", neglible power is dissipated by the device. Power dissipation is given by:

$$P \text{ diss } \cong \left[I_{DC} \left(|V^-| - \Delta V \right) + \frac{(V^+ - V^-)^2}{R3} \right]$$

$$\times (D.C.) \leq P_{max} \qquad (12)$$

where: D.C. = Duty Cycle =

$$Pmax = 1.5W$$

In terms of Inc:

$$I_{DC} \le \frac{\left[\frac{(Pmax)}{(D.C.)} - \frac{(V^+ - V^-)^2}{500}\right]}{|V^-| - \Delta V}$$
 (12a)

For the circuit of Figure 5 and a 50% duty cycle, P diss = 0.5W.

Turn-off of the PIN diode begins when the Q output of the DM8830 returns to logic "0" and the $\overline{\Omega}$ output goes to logic "1". Q_2 turns "0N", and in turn, causes Q_3 to saturate. Simultaneously, Q_1 is turned "0FF" stopping the base drive to Q_5 . Q_3 absorbs the stored base charge of Q_5 facilitating its rapid turn-off. As Q_5 's collector begins to rise, Q_4 turns "0N". At this instant, the PIN diode is still in conduction and the emitter of Q_4 is held at approximately -0.7V. The instantaneous current available to clear stored charge out of the PIN diode is:

$$Ipk = \frac{V^{+} - V_{BE Q4} + V_{f(PIN)}}{\frac{R_{3}}{h_{fe} + 1}}$$

$$\approx \frac{(h_{fe} + 1) (V^{+})}{R_{3}}$$
(13)

where:

$$h_{fe}$$
 + 1 = current gain of Q_4 = 20
 $V_{BE\ Q4}$ = base-emitter drop of Q_4 = 0.7V
 $V_{f(PIN)}$ = forward drop of the PIN
diode = 0.7V

For typical values given, lpk = 400 mA. Increasing V⁺ above 10V will improve turn-off time of the diode, but at the expense of power dissipation in the DH0035. Once turn-off of the diode has been achieved, the DH0035 output current drops to the reverse leakage of the PIN diode. The attendant power dissipation is reduced to about 35 mW.

CATHODE GROUND DESIGN

Figure 6 shows the DH0035 driving a cathode grounded PIN diode switch. The peak turn-on current is given by:

$$Ipk \cong \frac{(V^+ - V^-) (h_{fe} + 1)}{R_3}$$
 (14)

= 800 mA for the values shown.

The steady state current, I_{DC} , is set by Rp and is given by:

$$I_{DC} = \frac{V^{+} - 2V_{BE}}{R_{3} \over h_{fe} + 1} + R_{P}$$
 (15)




FIGURE 6. Anode Grounded Driver

where: $2V_{BE}$ = forward drop of Q_4 base emitter junction plus V_f of the PIN diode = 1.4V.

In terms of Rp, equation (15) becomes:

$$Rp = \frac{(h_{fe} + 1) (V^{+} - 2V_{BE}) - I_{DC}R_{9}}{(h_{fe} + 1) I_{DC}}$$
(15a)

For the circuit of Figure 6, and 1_{DC} = 100 mA, Rp is 62 ohms (nearest standard value).

It now remains to select the value of C_1 . To do this, the change in voltage across C_1 must be evaluated. In the "ON" state, the voltage across C_1 , Vc, is given by:

$$(Vc)_{ON} = \frac{V^{+}R_{3} + Rp(h_{fe} + 1) (2V_{BE})}{R_{3} + (h_{fe} + 1) Rp}$$
(16)

For the values indicated above, $(Vc)_{QN} = 3.8V$

In the "OFF" state, Vc is given by:

$$(Vc)_{OFF} = \frac{V^{+}R_{3} - iV^{-}|Rp|}{Rp + R_{3}}$$
 (17)

= 8.0V for the circuit of Figure 6.

Hence, the change in voltage across C₁ is:

$$V = (Vc)_{OFF} - \{Vc\}_{ON}$$
= 8.0 - 3.8
= 4.2V

The value of C_4 is given, as before, by equation (11):

$$C_1 = \frac{I_{DC}T}{V} \tag{19}$$

For a diode with τ = 10 ns and I_{DC} = 100 mA, C₁ = 250 pF.

Again, the power dissipated by the DH0035 must be considered. In the "OFF" state, the power dissipation is given by:

$$P_{OFF} = \left[\frac{V^{+} - V^{-})^{2}}{R_{3}} \right] (D.C.)$$
 (20)

where: D.C. = duty cycle =

The "ON" power dissipation is given by:

$$P_{ON} = \left[\frac{(Vc)_{ON}^2}{R_3} + I_{DC} \times (Vc)_{ON} \right] (1 - D.C.)$$
(21)

where: (Vc)ON is defined by equation (16).

Total power dissipated by the DH0035 is simply $P_{ON} + P_{OFF}$. For a 50% duty cycle and the circuit of Figure 6, P diss = 616 mW.

The peak turn-off current is, as indicated earlier, equal to 50 mA x h_{1e} which is about 1000 mA. Once the excess stored charge is removed, the current through Q_5 drops to the diodes leakage current. Reverse bias across the diode = $V^- - V_{sat} \cong -10V$ for the circuit of Figure 6.

REPETITION RATE CONSIDERATIONS

Although ignored until now, the PRF, in particular, the "OFF" time of the PIN diode is important in selection of C_2 , R_M , and C_1 , R_D . The capacitors must recharge completely during the diode "OFF" time. In short:

$$4 R_{\rm M} C_2 \le t_{\rm OFF} \tag{22a}$$

$$4 \text{ RpC}_1 \le t_{\text{OFF}} \tag{22b}$$



FIGURE 7. RF Turn-On (10 ns/cm)




FIGURE 8. RF Turn-Off (10 ns/cm)

CONCLUSION

The circuit of Figure 6 was breadboarded and tested in conjunction with a Hewlett-Packard 33622A PIN diode.

 I_{DC} was set at 100 mA, $V^*=10.0V$, $V^*=10V$. Input signal to the DM8830 was a 5V peak, 100 kHz, 5 μ s wide pulse train. RF turn-on was accomplished in 10-12 ns while turn-off took approximately 5 ns, as shown in Figures 7 and 8.

In practice, adjustment C_2 (C_1) may be required to accommodate the particular PIN diode minority carrier life time.

SUMMARY

A unique circuit utilized in the driving of PIN diodes has been presented. Further a technique

has been demonstrated which enable the designer to tailor the DH0035 driver to the PIN diode application.

REFERENCES

- "Pulse, Digital, & Switching Waveforms", Jacob Millman & Herbert Taub, McGraw-Hill Book Company, Inc., New York, N.Y.
- "Models of Transistors and Diodes", John G. Linvill, McGraw-Hill Book Company, Inc., New York, N.Y.
- National Semiconductor AN-18, Bert Mitchell, March 1969.
- Hewlett-Packard Application Note 314, January 1967.

New Design Techniques for FET Op Amps

National Semiconductor Application Note 63 Robert K. Underwood March 1972



Introduction

The LH0052, LH0042 and LH0022 series operational amplifiers are "monobrid" integrated circuits consisting of a monolithic dual junction field effect transistor followed by a special linear integrated circuit amplifier chip. Each device features very closely matched input characteristics, very high input impedance, and ultra low input currents with no compromise in noise, common mode rejection ratio, open loop gain or slew rate. The LH0052 is internally laser nulled and features offset current of 100 femtoamps max at 25°C (100 pA at +125°C), offset voltage of 200 microvolts max and offset drift of 5 $\mu V/^{\circ}C$ max. Unlike most module FET op amps, this series of op amps does not require "grading" of electrical performance at final test. Different die types are used in each member of the family to assure availability and lowest possible cost. The amplifiers are internally compensated to be unity gain stable and require no external parts for operation with the exception of feedback and input impedances as dictated by the application. Amplifiers are available in TO-99, (TO-5 metal can) or 14-lead cavity dual-in-line package and are specified either for the full military temperature range of -55°C to +125°C or for an expanded commercial temperature range of -25°C to +85°C. Operation is specified for power supply voltages between 10 volts (±5 volts) and 44 volts (±22 volts). Table I below, and Typical Performance Characteristics (last page) give a summary of other major parameters illustrating similarities and differences of members of the series. See individual data sheets for complete specifications.

TABLE I
PERFORMANCE COMPARISON OF LH0052/LH0022/LH0042 FET OP AMP FAMILY

PARAMETER (TA = 25°C)	LH0052	LH0022	LH0042	UNITS
Offset Voltage (Max)	0.5	4	20	mV
Offset Voltage Drift (Typ)	2	5	5	μV/°C
Offset Current (Max)	2.5	2.0	5.0	pА
Bias Current (Max)	1.0	10	25	pΑ
Open Loop Gain (Min)	100	100	50	V/mV
Bandwidth (Typ)	1	1	1	MHz
Slew Rate (Typ)	3	3	3	V/μs
Output Current Drive (Min)	±10	±10	±10	mA
Min Supply Voltage	±5	±5	±5	V
Max Supply Voltage	±22	±22	±22	V
Input Voltage Range (Min)	±12	±12	±12	V
CMRR (Min)	80	80	70	dB
Compensation Components	0	0	0	
Output Current Limit	Yes	Yes	Yes	
Simple Offset Null	Yes	Yes	Yes	
Package Types	TO-5	DIP, TO-5	DIP, TO-5	

Why FETs?

The virtue of super gain bipolar transistors as the input stage to operational amplifiers is well known 1.2 and widely used in such amplifiers as the LM108, LM112, and LM216. These amplifiers attain very low input bias currents by special processing that allows the first stage to run at very low emitter currents while achieving current gains of 1500. This results in relatively constant bias and offset currents with temperature tending to increase at low temperatures where transistor gain is lowest. (Figure 1)




FIGURE 1. Typical I_b vs. Temperature for Several Op Amps

The low emitter current available in the typical super gain amplifier severely limits the slew rate attainable, the devices that have input currents in the same area as the LH0052 family normally have slew rates in the neighborhood of a few tenths of a volt per microsecond. As long as a FET is operated in its normal linear region, its input current is not materially affected by the channel current. The LH0052 family, therefore, runs more input stage current and thus attains a typical slew rate of three volts per microsecond. A soon-to-be announced device (LH0062) has demonstrated slew rates greater than 50 volts per microsecond with the same input characteristics as the LH0052 family.

FET's Feature Superior Noise at High Source Resistances

Figure 2 is a plot of total amplifier noise at 100 Hz (1 Hz bandwidth) vs source resistance for the LH0052 family of FET amplifiers and the LM108, representative of the best super-gain bipolar amplifiers. Thermal noise contributed by the source resistance is also plotted. Note that at low source resistances the LM108 is lower noise; at high source resistance the LH0052 series is superior.




FIGURE 2. Total Equivalent Input Noise Voltage

A useful noise model applicable to operational amplifiers in general is shown in Figure 3. It consists of an ideal noiseless amplifier preceded by a number of noise sources. Amplifier voltage noise, R_N , appears directly in series with one of the inputs. Current noise from the amplifier develops an additional noise voltage across the source resistance. The RMS value of thermal noise from the source resistances can be calculated from the equation $E_{rs} = \sqrt{4kT(BW)R_s}$ which simplifies to $E_{rs} = 4\sqrt{R_s}\,nV/\sqrt{Hz}$ for room temperature calculations and resistor values in kilohms.

The total spot noise present at the input to the ideal amplifier may be found by summing the RMS values of the three noise voltage sources as follows:

$$E_T = \sqrt{E_N^2 + 2(R_s I_N)^2 + 2E_{rs}^2}$$

 E_N comes directly from data of the type plotted in the figure by looking at the flat portion of the curve




FIGURE 3. Noise Model of an Operational Amplifier

$$I_N = \sqrt{(E_T^2 - E_N^2 - 2E_{rs}^2)/2R_s^2}$$

For the LH0052 family and the LM108, I_N is 10 fA/ $\sqrt{\text{Hz}}$ and 100 fA/ $\sqrt{\text{Hz}}$ respectively.

One way to illustrate the importance of noise current in deciding which of two amplifier types will be better in a given situation is to set the total noise equal for the two cases and solve for the value of $R_{\rm s}$ at which this occurs. The amplifier with the lower noise voltage will be superior at source resistances lower than this value; the one with lower current noise will be better at higher resistances. Note that this is merely calculating the intersection of the curves of Figure 2. The intersection will normally lie near 150k when comparing the LH0052 family with the best of the presently available bipolar amplifiers

Low Offset Voltage is no Problem with Modern JFETs

FETs have a reputation for poor control of voltage matching characteristics that developed from behavior of the early matched dual discrete devices. These were invariably a pair of separate FET chips mounted on the same header tested for gate to source voltage match at some specified current at room temperature. Devices constructed in this manner tracked rather poorly over temperature due to G_{1s} mismatch and temperature gradients across the header.

The monolithic dual FETs of the FM1100 series interweave the channels of the two halves of the device and achieve a match not only of V_{gs} but of all other parameters. Further, the V_{gs} match is preserved over a wide range of drain currents, drain to source voltage, and temperature. The voltage drift attainable with this technique is exceeded only by the very best bipolar devices.

It is possible to fabricate FETs and bipolar transistors on the same wafer at the same time. Why not build a single monolithic FET/bipolar amplifier utilizing each where it is best suited? It would seem

at first glance that this would necessarily result in a cheaper, more reliable product. At the present state of the art, severe compromises are necessary to both the FET and bipolar devices so constructed as exemplified by the 740 and 536 with the net result that specifications must be relaxed and/or a yield loss suffered. The two chip "monobrid" approach taken with the LH0052 family maximizes performance while allowing lowest cost.

Circuit Description

Figure 4 is a simplified schematic typical of all of the amplifiers in the family. The input FET (Q_1,Q_2) is a monolithic dual similar in construction to the discrete FM1100 series device. The stage is operated as a source follower with V^* applied directly to the drains for the maximum possible common mode range.

A differential common base PNP stage $\{Q_3, Q_4\}$ serves as the load for the input FETs. The bases of this stage form the bias point for the backside gate of the monolithic input FET 3 . To obtain high voltage gain from the PNP common base stage, the output resistances of Q_5 and Q_6 are used as loads, giving effective values of about 2 megohms while at the same time converting the differential current signal into a single ended voltage. The operating drain current for the input stage is determined by the bias network composed of the current source Q_{10} and the diodes Q_{11} and Q_{12} ; target current is 40 microamps per side.

A Darlington driver (O $_{16},\,O_{17})$ is used to avoid loading the first stage output. The output stage uses a conventional complementary symmetry design with a bias current of about 60 microamps through O_{14} and O_{20} to minimize crossover distortion. Output current is limited to about $\pm 25~\text{mA}$ at 25°C ambient decreasing to about $\pm 17~\text{mA}$ at $\pm 125^{\circ}\text{C}$. The output characteristics are similar to those of conventional amplifiers.

Simple Offset Voltage Adjustment does not Degrade Drift or CMRR

These amplifiers use the same internal offset nulling technique as the LM741 and others, that is, a single 10k pot connected between the offset nulling pins and V⁻ as shown in Figure 5. Adjustment of this pot will always produce offset null. With the premium devices of the series, it may be desirable to restrict the range of adjustment to increase the precision of the null. This may be done




FIGURE 4. Internal Schematic




FIGURE 5. Trimpot Offset Trim




FIGURE 6. Fixed Resistor Offset Trim

by inserting a resistor of about 100k in series with the wiper of the pot. This technique provides a method of externally nulling affset voltage of the amplifiers to zero with virtually no effect on offset voltage drift or CMRR.

By definition, offset voltage is that voltage which must be applied between the input terminals to obtain zero output voltage. This suggests a straightforward and practical "universal" system to null the offset in an operating circuit. Figure 7 illustrates one way that an adjustable voltage in the millivolt range may be connected in series with the input signal to subtract the amplifier offset. If this technique of offset nulling at the inputs of the amplifier is used, the TO-5 devices of the series will be pin compatible with virtually all of the 8 Pin TO-5 amplifiers on the market today, bipolar or FET.

Careful PC Board Layout Must be Observed

In order to realize the full low input current capabilities of these amplifiers, considerable care must be exercised in the design of the input circuitry and in the selection of materials contacting the input conductors. A leakage impedance of even 10^{12} ohms to 15 volts produces a leakage current of 15 pA, much higher than amplifier input current. This level of leakage may be inadvertently produced by socket leakage, poor quality or imperfectly cleaned printed circuit boards, or improperly cured protective coatings. Sockets are to be avoided if possible; they can not only degrade leakage current, but may cause other unsuspected erratic behavior when used in severe environments. (If absolutely unavoidable, they should be high quality, preferably Teflon.) Printed circuit board material should be judged both on initial resistivity and on the likelihood of degradation by

outside influences. Teflon and polycarbonate are particularly recommended; glass epoxy may be used if it is protected with a silicone or epoxy coating to prevent moisture absorption. If operation at high humidities is required, this coating will be desirable anyway to control surface leakage. All residues of previous operations, such as soldering flux, inks, and resists, must of course be thoroughly removed before coating.




FIGURE 7. Universal Offset Trim

Another approach which has been successfully used with the TO-5 amplifiers is to terminate all critical connections on Teflon standoff insulators. These may be interconnected as required with Teflon insulated wire, keeping connections as short as possible to minimize noise pick-up. A short length of Teflon tubing slipped over the wire from the amplifier prevents contact with the oversize hole in the mounting board. The remainder of the amplifier connections may be terminated conventionally, either to printed circuit lands or to other standoff insulators.

Input Guarding Improves System Performance

Even with properly cleaned and coated printed circuit boards, leakage currents can limit the circuit performance under severe environmental conditions. In most cases with the LH0052 family devices, leakage will be primarly to V⁻ as the inputs are between the offset null pin (which in normal operation runs at a voltage very near V⁻) and the V⁻ pin itself. This would seem to predict that leakage into the inverting and non-inverting inputs should at least be of the same polarity, but the effects are too unpredictable to make much use of the cancellation which should occur.

These currents may be intercepted before they reach the amplifier inputs by a guard conductor in the leakage path operating at the same potential as the inputs. Resistance between the inputs and the guard will cause little current to flow because of the premise that the guard voltage equals the input voltage. Suggested board layouts for the various package types are shown in Figures 8 through 11.




FIGURE 8. DIP Non-Inverting Amplifier PC Layout




FIGURE 9. Flat Pack Inverting Amplifier PC Layout




FIGURE 10. TO-5 - 10 Pin Pattern PC Layout




FIGURE 11. TO-5 - 8 Lead Pattern

The flat pack and dual-in-line packages have an unconnected pin on either side of the inputs. These may be used as shown, both to continue the guard into the package and as a convenient method of surrounding the inputs with a guard conductor without running a line between device pins. The

eight lead TO-5 package has only one spare pin, so the leads must either be formed into a 10 lead circle with two gaps, or the pin circle expanded sufficiently to allow a conductor to pass between device pins. If the board is double sided or multilayer, the guard pattern should be repeated on all conductor planes.

Figures 12 through 15 show how the guard is committed on the more common op amp circuits. With an integrator or inverting amplifier, where the inputs are close to ground potential, the guard is




FIGURE 12. Guarded Inverting Amplifier

simply grounded. With the voltage follower, the guard is bootstrapped to the output. If it is desirable to put a resistor in the inverting input to compensate for the source resistance, it is connected as shown in Figure 13.

Guarding a non-inverting amplifier is a little more complicated. A low impedance point must be created by using relatively low value feedback resistors to determine the gain (R_1 and R_2 in Figure 14). The guard is then connected to the




FIGURE 13. Guarded Voltage Follower

junction of the feedback resistors. Low impedance in this context means that expected leakage currents should not be capable of generating deleterious error voltages. A resistor, R₃, may be added to balance the source resistance and thus cancel the effect of bias current.




FIGURE 14. Guarded Non-Inverting Amplifier

The general case of a full differential configuration may require the use of a guard driver amplifier A_2 as shown in Figure 15. Resistors R_5 and R_6 develop the proper voltage for the guard at their junction, but it will normally be impractical to make them low enough resistance due to source




FIGURE 15. Guarded Full Differential Amplifier

loading. R_7 is included to balance the effect of R_5 plus R_6 and thus not degrade the closed loop common mode rejection.

Voltage Followers

The excellent common mode rejection and range of the amplifiers in this series suggest their use as unity gain voltage follower amplifiers. They perform well in this function with the one precaution shown on the circuit of Figure 16. The straightforward circuit with a direct feedback connection




FIGURE 16. Unity Gain Voltage Follower

and no resistors will function, but if a low impedance signal having a slew rate faster than the amplifier can follow is applied to the input, a differential input voltage might be developed in excess of the absolute maximum. R_1 limits the current under these conditions to a safe value of 200 μ A. R_2 is included to cancel the error voltage due to bias current and should in general be equal to the source resistance plus R_1 .

For applications requiring voltage gain as well as high input impedance, a voltage divider may be included in the feedback path as in Figure 17. The voltage gain of this circuit is approximately $1 + R_2/R_3$ (neglecting amplifier open loop gain).




FIGURE 17. Non-Inverting Amplifier

 R_4 is included as a convenient variable to equalize resistances in the two amplifier inputs: R_4 in series with the parallel combination of R_2 and R_3 should be set equal to the source resistance plus R_1 . Note that all of these resistors may not be necessary depending on the required voltage gain, source impedance, accuracy requirement, temperature range, and amplifier selected.

Precision Integrator

The low input bias currents attainable with amplifiers of this series make them a natural choice for integrator applications requiring long time constants. Figure 18 illustrates a typical practical circuit. R₁ should be selected so that the total




FIGURE 18. Precision Integrator

leakage current at the summing node is smaller than the signal current (V_1/R_1) by a margin sufficient to insure the required accuracy, i.e. $V_1/R_1 >> I_{b1}$. C_1 should be chosen for low leakage, stability, accuracy, and low voltage coefficient. Polystyrene or polycarbonate dielectric is the best choice for capacitances up to about one microfarad, Teflon is good for the lower values.

 R_2 is included to protect the input circuit during the reset transient, although many low speed applications will not require it at all. If the resistance of the reset switch is 100 ohms, the maximum current that could flow in C_1 is $10V/100 \, ^{\circ} \, 0.1$ amp. In reality this may well be limited to a lower value by I_{OSS} , if the reset switch is an FET. Then the rate of change of voltage cannot exceed 0.1 amp/ $1 \, \mu F = 0.1 \, V/\mu_S$ which is well within the slew rate capabilities of the amplifier. R_3 , used to balance the resistance in the inputs, should be made equal to the sum of R_2 and the reset switch resistance.

Sample/Hold Amplifiers

The LH0052 family of amplifiers is well suited for use as a buffer amplifier in long hold-time sample/hold circuits. They may be used in any of the common configurations where improved hold performance is required. Figure 19A illustrates one circuit taking advantage of the low bias currents attainable. R_1 serves to bootstrap the connection between analog switch S_1 and S_2 so that there is essentially no voltage across S_1 in the hold mode. When S_1 and S_2 are closed to enter the sample mode, the effect of R_1 is slight as it is much higher resistance than the switches. After a long enough time, C_1 will charge to the input voltage, the amplifier will buffer it to the output, and both

ends of R_1 will be at the input potential so it will have no effect at all after the transient. Figure 19B illustrates an alternate circuit configuration with input buffer amplifier.

Re-Zeroing Amplifier

Figure 20 illustrates a technique which may be useful in situations where a signal has an unknown and variable DC offset, such as in telemetry. In operation, the re-zero command line is enabled while a ground reference signal is applied to the

input of the system. This causes C_1 to charge to a level proportional to the system DC offset. When the re-zero line is deactivated, the amplifier behaves like a conventional inverting stage, subtracting off the system offset and giving a true ground referenced output.

If the total worst case leakage at the capacitor node is 1 nA, and if $C_1 = 0.01~\mu\text{F}$, then the drift rate is $10^{-9}/0.01 \cdot 10^{-6} = 0.1~\text{V/s}$. For a 10 volt full scale system requiring an accuracy of 0.1% (10 mV), the amplifier would need a re-zeroing reference every 100 ms.




FIGURE 19A. Low Drift Sample/Hold




FIGURE 198. Precision Sample and Hold




FIGURE 20. Re-Zeroing Amplifier

Precision Current Sink

Figure 21 illustrates a variation on a common technique for generating a precisely regulated cirrent. This circuit could be used in conjunction with another FET input amplifier connected as a




FIGURE 21. Precision Current Sink

high input impedance follower to form an ohmmeter for accurately measuring very high resistances. R₁, R₂ and D₁ form bias and reference voltages near, but within, the common mode and output voltage limits of the amplifier. Q_1 is selected for very low gate leakage so that the current in its source will be nearly identical to the feedback current in its drain. In operation, the amplifier output will cause the gate of Q1 to be cut off however much is necessary to keep the voltage across R₃ equal to 1.220 volts, the breakdown voltage of D₁. The LM113 diode is available to an initial voltage accuracy of 1% (12.2 mV) and is guaranteed to drift less than 15 mV over the temperature range, thus by specifying the LH0052 amplifier and a 1% resistor, a current sink can be designed for a worst case initial accuracy near 2% and a drift over the temperature range of less than 2%. The technique may be applied over a wide range of currents by properly scaling R3 and its balancing resistor R4; a mirror image current source is possible using a P channel FET for Q₁.

Precision Comparator

FET amplifiers have a significant advantage over bipolar in precision voltage comparator applications: the input current is nearly independent of input voltage. With a bipolar input stage, input current is $1/\!\beta$ of the emitter current, but the emitter current can vary from zero when the stage is cut off to twice the nominal value when fully conducting. Furthermore, the inputs are often internally clamped to a diode drop for protection of the emitter base junctions.

As long as the input and reference signals are no more than 4 volts apart in the circuit of

Figure 22, the input currents remain low and constant. This is an adequate signal range for many applications, especially in view of the offset voltage performance available in the top of the line amplifiers. If wider signal range is required, resistors R_1 and R_2 should be included to limit the input current to a safe value. Internal zener junctions will limit the differential input voltage to a safe value if the input current is limited $200~\mu\text{A}$

The output clamp circuit shown in Figure 22 will drive 3 standard TTL loads or 30 National low power TTL loads. Considerable power may be saved by increasing R_3 if full fan-out is not required. If only 2 low power loads are to be driven, the required low state output current is $360~\mu\text{A}$, so $R_3 = 10\text{V}/360~\mu\text{A} = 27\text{k}$.




FIGURE 22. Precision Voltage Comparator

True Instrumentation Amplifier

Figure 23A illustrates an instrumentation amplifier that features high differential and common mode input resistance (10¹² ohms), ±10V common mode and differential mode input range, .01% gain accuracy at A_v = 1000, and 110 dB CMRR with 1 k Ω imbalance in bridge source resistance. Input current is less than 1 pA and offset drift is less than $5 \mu V/^{\circ}C$. R₁ provides a simple means of adjusting gain over a wide range without degrading CMRR. R2 is an initial trim used to maximize CMRR without using super precision matched resistors. Input common voltage is sensed via R3 and R₄ and the LM110 provides low impedance V_{CM} drive to input cable shields to reduce leakage and coupling to inputs. If the input current of the LH0052 (1 pA max) is not low enough, additional circuitry as shown in figure 23B may be added to provide "Zero" input bias current.

Ultra Low Level Transconductance or Charge Amplifier

A picoamp amplifier for pH meters, medical electronics and radiation detectors is illustrated in Figure 24. A high quality glass sealed feedback resistor such as Victoreen type RX-1 should be employed as well as guard shielding as discussed earlier. Optionally $\rm C_1$ may be added to convert the circuit to a charge amplifier with $\rm R_L$ used to provide DC stability.




FIGURE 23A. True Instrumentation Amplifier




FIGURE 23B. Zero Input Bias Current




FIGURE 24. Picoamp Amplifier

Precision Subtractor for Automatic Test Gear

It is often necessary in testing linear circuits to take the difference between two voltage readings occuring at different times. The specialized sample/hold circuit shown in Figure 25 performs this function simply and accurately. Initially, S_1 and S_2 are closed and S_3 open with the logic input in the TTL "1" state. This allows capacitor C_1 to charge to the same voltage as the $e_{\rm IN1}$ input signal. When the logic input is taken to TTL "0", S_1 and S_2 open and S_3 closes, causing the difference between the stored value of $e_{\rm IN1}$ and the present value of $e_{\rm IN2}$ to appear at the non-inverting input of the LH0022.

The low leakage and high input impedance of the LH0022 allows the use of a reasonable size hold capacitor while at the same time providing gain for scaling, if needed. Note that the two analog inputs, $e_{\mathrm{IN}1}$ and $e_{\mathrm{IN}2}$ may be connected together to take the voltage difference on a single line at two different times. The disable input is used to open all switches, for example, to ignore a transient. If not needed, the disable input should be grounded.

Sensitive Low Cost "VTVM"

Figure 26 illustrates a modern approach to constructing VTVM's and VOM's. The LH0042 replaces all active circuitry. Optionally the circuit may be run off of 8 flashlight batteries and only draws 20 mW of power. The clever designer would add some more switching to allow operation of the FET op amp in transconductance mode as shown in Figure 24, thus combining both voltage and current measuring capability into the same circuit.

How to Build a FET Op Amp "Module"

The LH0052 series when compared spec for spec with modules usually offers superior performance

and significantly lower cost. What's the difference between modules and these integrated circuit amplifiers? In most cases the answer is nothing but two .01 μF power supply decoupling capacitors. To make your own module merely build a small 1-1/4 x 1-1/4 printed circuit board that adapts the pin-out of the LH0052 to your module requirement. No need to pot the assembly in epoxy, the LH0052 family is completely heremetic and does not absorb moisture. Some modules specify higher output current capability than the ±10 mA of the LH0052. To build a ±100 mA output 'module' FET op amp, simply add a LH0002 buffer as shown in Figure 27.




FIGURE 25. Precision Subtractor for Automatic Test Gear




FIGURE 26. Sensitive Low Cost "VTVM"






FIGURE 27. 100 mA Output FET Op Amp "Module"

Typical Performance Characteristics


Input Offset Current




Input Bias Current vs Temperature




Offset Error (Without VOS Null)




Offset Error (Without VOS Null)



Total Input Noise Voltage* vs Source Resistance




Total Input Noise Voltage*
vs Frequency



*Noise Voltage Includes Contribution from Source Resistor

Connection Diagrams

Dual-In-Line Package



Metal Can Package



Conclusion

The practical advantages of the LH0052 series of FET input operational amplifiers has been demonstrated. The extremely low input bias and offset current make members of the family ideal choices for critical applications in hold amplifiers, active

References

- R.J. Widler "IC Op Amps Equal Discretes" National Semiconductor TP-9, December 1968
- R.J. Widler "IC Op Amp Beats FETs on Input Current". National Semiconductor AN-29, December 1989.
- D.L. Woltesen 'How to Bias the Monolithic JFET Dual" National Semiconductor AN-34, March 1970

filters and instrumentation. The low input offset voltage and drift, high open loop gain, and excellent common mode rejection combine to make the devices equally well suited for general purpose applications including summers, subtractors, and oscillators.

- 4 R.C. Donkin ** Universal Balancing Techniques** National Semiconductor LB-9, August 1969
- 5 W.S. Routh "An Applications Guide for Operational Amplifiers" National Semiconductor AN 20, February 1969
- 6 National Semiconductor Linear Applications Handbook

Applications for a High Speed FET Input Op Amp

National Semiconductor Application Note 75 Barry Siegel December 1972



INTRODUCTION

The principal limitations in speed and bandwidth in IC FET input op amps have been reduced by over an order of magnitude with the introduction of the LH0062/LH0062C. Internal compensation assures unity gain stability with bandwidths in excess of 15 MHz. Voltage follower slew rate is typically 75V/µs and is guaranteed in excess of 50V/µs. Furthermore, external components may be used to extend the slew rate to 120V/µs and settling times under 1µs. The LH0062H (TO-5) is pin compatible with LM101, LM741 and LH0022. A summary of the LH0062's performance characteristics is given in Table 1.

PARAMETER (TA = 25°C)	MIN	TYP	MAX	UNITS
Input Offset Voltage		2.0	5.0	mV
Input Bias Current			20	pΑ
Voltage Gain	50	100	i	V mV
Slew Rate	50	75	-	Vμs
Bandwidth	i	15	ļ	MHz

TABLE 1. Summary of LH0062 Characteristics

CIRCUIT DESCRIPTION

The LH0062 is basically a two stage amplifier (Figure 1) consisting of a N channel junction FET input stage (Q_1 and Q_2) and a PNP output stage (Q_4 and Q_5). Q_1 and Q_2 are a well matched

interdigitated monolithic pair that provide high common mode rejection and input offset voltage tracking usually associated only with bipolar designs. The current mirror $(Q_6$ and $Q_7)$ converts to single ended operation in addition to providing active high impedance load for Q_4 and Q_5 thus providing high gain. Q_3 and D_1 provides a temperature compensated current source for the input stage and Q_8 , Q_9 , Q_9 , D_2 and D_3 form a class AB




FIGURE 1. Simplified LH0062 Circuit Schematic

output buffer. Detailed schematic is illustrated in Figure 2. Note that the FET inputs are protected by 5V zener diodes and input current under transient conditions should be limited by inserting a 1k ohm or larger resistor in series with one of the inputs.




FIGURE 2. Complete LH0062 Schematic

COMPENSATION CONSIDERATIONS

As noted earlier, the LH0062 is internally compensated for unity gain stability. However, a few precautions are advised. Like most wide band amplifiers, the LH0062 is sensitive to power supply inductance, and decoupling the supplies with $0.1\mu F$ ceramic disc capacitors within an inch or two of the device will prevent spurious oscillations and save a fair amount of grief. The device is capable





FIGURE 3. Isolating a Capacitive Load up to 500 pF

of driving 50 to 100 pF loads; for larger loads, an isolation resistor, R_3 as shown in Figure 3 is recommended. Alternatively, a current buffer such as the LH0002 or LH0033 may be used for loads in excess of 500 pF with no degradation in slew rate as shown in Figure 4.



Note: Its the examples above, that a small capacitus, £1, is used to cancel the allects of stres capacitance of the input

FIGURE 4. Driving Capacitances in Excess of 500 pF and Loads

The LH0062 may be feed-forward compensated in inverting mode applications as shown in Figure 5. This boosts slew rate to over $120V/\mu s$ and bandwidth to over 30 MHz. When full bandwidth is




FIGURE 5. Feed Forward Compensation

not required, the device may be over-compensated as shown in Figure 6 to reduce bandwidth to 5 MHz. This technique improves phase margin and reduces susceptibility to spurious oscillations in applications where speed is less critical.




FIGURE 6. Overcompensation

Minimum settling time of less than $1\mu s$ to 0.1% for a 20V input step is obtained as illustrated in Figure 7. A small tweak capacitor, C_1 is recommended to cancel stray board layout capacitance, C_S . Once best value of trimmer capacitor C_1 is determined for a particular layout, it may be replaced with a fixed value.




FIGURE 7. Compensation for Minimum Settling Time




FIGURE 8. High Speed Sample & Hold

APPLICATIONS

The circuit of Figure 8 is a high speed sample and hold with sample acquisition time of $10\mu s$ for 0.1% accuracy and aperture time of approximately 25 ns. Resistor, R_6 , is used to limit input current during power on and off transients. Although the inputs of the LH0062 are protected by back-to-back diodes excessive input current could damage the device. Resistor R_9 and the pot, R_8 , allow null of the output offset with negligible effect on offset drift.

The peak detector of Figure 9 will acquire a +10V peak signal in under $4\mu s$ with droop rates under 20 mV/sec. Reversing the polarity of diodes D_1 and D_2 will allow peak detecting negative signals. Any ultra-low leakage diode may be substituted for the 2N930 collector-base junction.




FIGURE 9. High Speed Peak Detector

The circuit of Figure 10 is a programmable integrator with a range in period from 1µs to 1 ms. For best results C_1 through C_4 should be low leakage construction such as polycarbonate or polystyrene. A simple method of implementing the offset adjustment is to momentarily insert a 100k ohm resistor between pins 2 and 6 of the LH0062. With the switches of the AH5009 off, the output may be set to zero with R_2 .




FIGURE 10. Programmable Integrator




FIGURE 11. Wide Band AC Voltmeter

The circuit of Figure 11 is a wide band AC voltmeter capable of measuring AC signals as low as 15 mV at frequencies from 100 Hz to 500 kHz. Full scale sensitivity may be changed by altering the values R_1 through R_6 (R $\cong V_{IN}/100\mu A).$

HEAT SINKING, GUARDING, AND BOOTSTRAPPING

The LH0062 is specified for operation without an external heat sink. However, standby power is typically 240 mW causing a junction rise of approximately 60°C. A clip-on heat sink can reduce internal heating hence reduce input bias current from 20 pA at 25°C ambient to 2 or 3 pA.

Guarding input leads is recommended in stringent applications. An excellent discussion on guarding is given in AN-63 and the techniques discussed are directly applicable to the LH0062. Another benefit of guarding is reduced input capacitance. By bootstrapping the inputs, as shown in Figure 12, the apparent input capacitance is reduced to fractions of a pico-farad.




FIGURE 12. Guard/Bootstrap for Unity Gain

Furthermore, the case of the LH0062 is electrically isolated, and the output may be tied to case in order to eliminate stray capacitance introduced by the header.

REFERENCES

- R. K. Underwood, "New Design Techniques for FET Op Amps," National Semiconductor AN-63, March 1972.
- R. C. Dobkin, "LM118 Op Amp Slews 70V/µs," National Semiconductor LB-17, September 1971.

Applying Modern Clock Drivers to MOS Memories

National Semiconductor Application Note 76 B. Siegel, M. Scott February 1973



INTRODUCTION

MOS memories present unique system and circuit challenges to the engineer since they require precise timing of input wave forms. Since these inputs present large capacitive loads to drive circuits, it is often that timing problems are not discovered until an entire system is constructed. This paper covers the practical aspects of using modern clock drivers in MOS memory systems. Information includes selection of packages and heat sinks, power dissipation, rise and fall time considerations, power supply decoupling, system clock line ringing and crosstalk, input coupling techniques, and example calculations. Applications covered include driving various types shift registers and RAM's (Random Access Memories) using logical control as well as other techniques to assure correct non-overlap of timing waveforms.

Although the information given is generally applicable to any type of driver, monolithic integrated circuit drivers, the DS0025, DS0026 and DS0056 are selected as examples because of their low cost.

The DS0025 was the first monolithic clock driver. It is intended for applications up to one megacycle where low cost is of prime concern. Table I illustrates its performance while Appendix I describes its circuit operation. Its monolithic, rather than hybrid or module construction, was made possible by a new high voltage-gold doped process utilizing a collector sinker to minimize V_{CESAT} .

The DS0026 is a high speed, low cost, monolithic clock driver intended for applications above one megacycle. Table II illustrates its performance characteristics while its unique circuit design is presented in Appendix II. The DS0056 is a variation of the DS0026 circuit which allows the system designer to modify the output performance of the circuit. The DS0056 can be connected (using a second power supply) to increase the positive output voltage level and reduce the effect of cross coupling capacitance between the clock lines in the system. Of course the above are just examples of the many different types that are commercially available. Other National Semiconductor MOS interface circuits are listed in Appendix III.

The following section will hopefully allow the design engineer to select and apply the best circuit to his particular application while avoiding common system problems.

PRACTICAL ASPECTS OF USING MOS CLOCK DRIVERS

Package and Heat Sink Selection

Package type should be selected on power handling capability, standard size, ease of handling, availability of sockets, ease or type of heat sinking required, reliability and cost. Power handling capability for various packages is illustrated in Table III. The following guidelines are recommended:

TABLE I. DS0025 Characteristics

PARAMETER	CONDITIONS (V+ - V-) = 17V	VALUE	UNITS
t _{on}		15	ns
t _{OFF}	$C_{IN} = 0.0022 \mu F$, $R_{IN} = 0\Omega$	30	ns
t _r	$C_{L} = 0.0001 \mu F$, $R0 = 5012$	25	ns
t _f		150	ns
Positive Output Voltage Swing	$V_{1N} - V^{-} = 0V, I_{OUT} = -1mA$	V ⁺ ~ 0.7	V
Negative Output Voltage Swing	I _{IN} = 10mA, I _{OUT} = 1mA	V" + 1.0	V
On Supply Current (V ⁺)	I _{IN} = 10 mA	17	mA

TABLE II. DS0026 Characteristics

PARAMETER	CONDITIONS (V+ - V-) = 17V	VALUE	UNITS
ton		7.5	กร
toff	$C_{1N} \approx 0.001 \mu F$, $R_{1N} = 0\Omega$	7.5	ns
tr	$R0 = 50\%$, $C_L = 1000 pF$	25	ns
t _f		25	ns
Positive Output Voltage Swing	V _{IN} - V = 0V, l _{OUT} = -1mA	V [†] - 0.7	٧
Negative Output Voltage Swing	I _{IN} = 10mA, I _{OUT} = 1mA	V⁻ + 0.5	v
On Supply Current (V ⁺)	I _{IN} = 10 mA	28	mA

The TO-5 ("H") package is rated at 750 mW still air (derate at 200°C/W above 25°C) soldered to PC board. This popular cavity package is recommended for small systems. Low cost (about 10 cents) clip-on heat sink increases driving capability by 50%.

The 8-pin ("N") molded mini-DIP is rated at 600 mW still air (derate at 90°C/W above 25°C) soldered to PC board (derate at 1.39W). Constructed with a special copper lead frame, this package is recommended for medium size commercial systems particularly where automatic insertion is used. (Please note for prototype work, that this package is only rated at 600 mW when mounted in a socket and not one watt until it is soldered down.)

To TO-8 ("G") package is rated at 1.5W still air (derate at 100°C/W above 25°C) and 2.3W with clip-on heat sink (Wakefield type 215-1.9 or equivalent-derate at 15 mW/°C). Selected for its power handling capability and moderate cost, this hermetic package will drive very large systems at the lowest cost per bit.

Additional information is given in the section of this data book on Maximum Power Dissipation (page 2).

Power Dissipation Considerations

The amount of registers that can be driven by a given clock driver is usually limited first by internal power dissipation. There are four factors:

- 1. Package and heat sink selection
- 2. Average dc power, P_{DC}
- 3. Average ac power, PAC
- 4. Numbers of drivers per package, n

From the package heat sink, and maximum ambient temperature one can determine P_{MAX}, which is the maximum internal power a device can handle and still operate reliably. The total average power dissipated in driver is the sum of dc power and ac power in each driver times the number of drivers. The total of which must be less than the package power rating.

$$P_{DISS} = n \times (P_{AC} + P_{DC}) \le P_{MAX} \tag{1}$$

Average dc power has three components: input power, power in the "OFF" state (MOS logic "0") and power in the "ON" state (MOS logic "1").

$$P_{DC} = P_{IN} + P_{OFF} + P_{ON}$$
 (2)

For most types of clock drivers, the first two terms are negligible (less than 10 mW) and may be ignored.

Thus:

$$P_{DC} \cong P_{ON} = \frac{(V^+ - V^-)^2}{\text{Req}} \times (DC)$$

where:

$$V^+ - V^- =$$
 Total voltage across the driver

$$= V^{+} - V^{-}/I_{S(ON)}$$
 (3)

For the DS0025, Req is typically 1 k Ω while Req is typically 600 Ω for the DS0026. Graphical solutions for P_{DC} appear in *Figure 1*. For example if V⁺ = +5V, V⁻ = -12V, Req = 500 Ω , and DC = 25%, then P_{DC} = 145 mW. However, if the duty cycle was only 5%, P_{DC} = 29 mW. Thus to maximize the number of registers that can be driven by a given clock driver as well as minimizing average system power, the minimum allowable clock pulse width should be used for the particular type of MOS register.




FIGURE 1. PDC vs Duty Cycle

In addition to P_{DC} , the power driving a capacitive load is given approximately by:

$$P_{AC} = (V^+ - V^-)^2 \times f \times C_1$$
 (4)

where:

f = Operating frequency

C_L = Load capacitance

Graphical solutions for P_{AC} are illustrated in *Figure 2*. Thus, any type of clock driver will dissipate internally 290 mW per MHz per thousand pF of load. At 5 MHz, this would be 1.5W for a 1000 pF load. For long shift register applications, the driver with the highest package power rating will drive the largest number of bits.

Combining equations (1), (2), (3) and (4) yields a criterion for the maximum load capacitance which can be driven by a given driver:




FIGURE 2. PAC vs PRF

$$C_{L} \le \frac{1}{f} \left[\frac{P_{MAX}}{n (V^{+} - V^{-})^{2}} - \frac{(DC)}{Req} \right]$$
 (5)

As an example, the DS0025CN can dissipate 890 mW at $T_A = 70^{\circ}\text{C}$ when soldered to a printed circuit board. Req is approximately equal to 1k. For $V^+ = 5V$, $V^- = -12V$, f = 1 MHz, and dc = 20%, C_L is:

$$C_{L} \le \frac{1}{10^{6}} \left[\frac{(890 \times 10^{-3})}{(2)(17)^{2}} - \frac{0.2}{1 \times 10^{3}} \right]$$

$$C_1 < 1340 pF$$
 (each driver)

A typical application might involve driving an MM5013 triple 64-bit shift register with the DS0025. Using the conditions above and the clock line capacitance of the MM5013 of 60 pF, a single DS0025 can drive 1340 pF/60 pF, or 00 MM5013's.

In summary, the maximum capacitive load that any clock driver can drive is determined by package type and rating, heat sink technique, maximum system ambient temperature, ac power (which depends on frequency, voltage across the device, and capacitive load) and do power (which is principally determined by duty cycle).

Rise and Fall Time Considerations

In general rise and fall times are determined by (a) clock driver design, (b) reflected effects of heavy external load, and (C) peak transient current available. Details of these are included in Appendixes I and II. Figures AI-3, AI-4, AII-2 and AIII-3 illustrate performance under various operating conditions. Under light loads, performance is determined by internal design of the driver; for moderate loads, by load \mathbf{C}_{L} being reflected (usually as $\mathbf{C}_{\mathrm{L}/\beta}$) into the driver, and for large loads by peak output current where:

$$\frac{\Delta V}{\Delta T} = \frac{I_{OUT PEAK}}{C_{I}}$$

Logic rise and fall times must be known in order to assure non-overlap of system timing.

Note the definition of rise and fall times in this application note follow the convention that rise time is the transition from logic "0" to logic "1" levels and vice versa for fall times. Since MOS logic is inverted from normal TTL, "rise time" as used in this note is "voltage fall" and "fall time" is "voltage rise."

Power Supply Decoupling

Although power supply decoupling is a wide spread and accepted practice, the question often arises as to how much and how often. Our own experience indicates that each clock driver should have at least 0.1µF decoupling to ground at the V⁺ and V⁻ supply leads. Capacitors should be located as close as is physically possible to each driver. Capacitors should be non-inductive ceramic discs. This decoupling is necessary because currents in the order of 0.5 to 1.5 amperes flow during logic transitions.

There is a high current transient (as high as 1.5A) during the output transition from high to low through the V⁻ lead. If the external interconnecting wire from the driving circuit to the V⁻ lead is electrically long, or has significant do resistance the current transient will appear as negative feedback and subtract from the switching response. To minimize this effect, short interconnecting wires are necessary and high frequency power supply decoupling capacitors are required if V⁻ is different from the ground of the driving circuit.

Clock Line Overshoot and Cross Talk

Overshoot: The output waveform of a clock driver can, and often does, overshoot. It is particularly evident on faster drivers. The overshoot is due to the finite inductance of the clock lines. Since most MOS registers require that clock signals not exceed $V_{\rm SS}$, some method must be found in large systems to eliminate overshoot. A straightforward approach is shown in *Figure 3*. In this instance,




FIGURE 3. Use of Damping Resistor to Eliminate Clock Overshoot

a small damping resistor is inserted between the output of the clock driver and the load. The critical value for R_S is given by:

$$R_S = 2\sqrt{\frac{L_S}{C_I}} \tag{6}$$

In practice, analytical determination of the value for R_S is rather difficult. However, R_S is readily determined empirically, and typical values range in value between 10 and $50\Omega_{\odot}$

Use of the damping resistor has the added benefit of essentially unloading the clock driver; hence a greater number of loads may often be driven by a given driver. In the limit, however, the maximum value that may be used for $R_{\rm S}$ will be determined by the maximum allowable rise and fall time needed to assure proper operation of the MOS register. In short:

$$t_{r(MAX)} = t_{f(MAX)} \le 2.2 R_S C_L$$
 (7

One last word of caution with regard to use of a damping resistor should be mentioned. The power dissipated in R_S can approach $(V^+-V^-)^2fC_L$ and accordingly the resistor wattage rating may be in excess of 1W. There are, obviously, applications where degradation of t_r and t_t by use of damping resistors cannot be tolerated. Figure 4 shows a practical circuit which will limit overshoot to a diode drop. The clamp network should physically be located in the center of the distributed load in order to minimize inductance between the clamp and registers.




FIGURE 4. Use of High Speed Clamp to Limit Clock Overshoot

Cross Talk: Voltage spikes from ϕ_1 may be transmitted to ϕ_2 (and vice versa) during the transition of ϕ_1 to MOS logic "1." The spike is due to mutual capacitance between clock lines and is, in general, aggravated by long clock lines when numerous registers are being driven. Figure 5 illustrates the problem.




FIGURE 5. Clock Line Cross Talk

The negative going transition of ϕ_1 (to MOS logic "1") is capacitively coupled via C_M to ϕ_2 . Obviously, the larger C_M is, the larger the spike. Prior to ϕ_1 's transition, Q1 is "OFF" since only μA are drawn from the device.

The DS0056 connected as shown in *Figure 6* will minimize the effect of cross talk. The external resistors to the higher power supply pull the base of a Q1 up to a higher level and forward bias the collector base junction of Q1. In this bias condition the output impedance of the DS0056 is very low and will reduce the amplitude of the spikes.




FIGURE 6. Use of DS0056 to Minimize Clock Line Cross Talk

Input Capacitive Coupling

Generally, MOS shift registers are powered from +5V and -12V supplies. A level shift from the TTL levels (+5V) to MOS levels (-12V) is therefore required. The level shift could be made utilizing a PNP transistor or cener diode. The disadvantage to dc level shifting is the increased power dissipation and propagation delay in the level shifting device. Both the DS0025, DS0026 and DS0056 utilize input capacitors when level shifting from

TTL to negative MOS capacitors. Not only do the capacitors perform the level shift function without inherent delay and power dissipation, but as will be shown later, the capacitors also enhance the performance of these circuits.

CONCLUSION

The practical aspects of driving MOS memories with low cost clock drivers has been discussed in detail. When the design guide lines set forth in this paper are followed and reasonable care is taken in circuit layout, the DS0025, DS0026 and DS0056 provide superior performance for most MOS input interface applications.

REFERENCES

- Bert Mitchell, "New MOS Clock Driver for MOS Shift Registers," National Semiconductor, AN-18, March 1969.
- John Vennard, "MOS Clock Drivers," National Semiconductor, MB-9, December 1969.
- Dale Mrazek, "MOS Delay Lines," National Semiconductor, AN-25, April 1969.
- Dale Mrazek, "MOS Clock Savers," National Semiconductor, MB-5.
- Dale Mrazek, "Silicon Disc's Challenge Magnetic Disc Memories," EDN/EEE Magazine, Sept. 1971.
- Richard Percival, "Dynamic MOS Shift Registers Can Also Simulate Stack and Silo Memories," Electronics Magazine, November 8, 1971.
- Bapat and Mrazek, "Dynamic MOS Random Access Memory System Considerations," National Semiconductor, AN-50, August 1971.
- Don Femling, "Using the MM5704 Keyboard Interface in Keyboard Systems," National Semiconductor, AN-52.

APPENDIX I

DS0025 Circuit Operation

The schematic diagram of the DS0025 is shown in Figure Al-1. With the TTL driver in the logic "0" state Q1 is "OFF" and Q2 is "ON" and the output is at approximately one V_{BE} below the V^{\dagger} supply.




FIGURE AI-1. DS0026 Schematic (One-Half Circuit)

When the output of the TTL driver goes high, current is supplied to the base of Q1, through $C_{\rm IN}$, turning it "ON." As the collector of Q1 goes negative, Q2 turns "OFF." Diode CR2 assures turn-on of Q1 prior to Q2's turn-off minimizing current spiking on the V⁺ line, as well as providing a low impedance path around Q2's base emitter junction.

The negative voltage transition (to MOS logic "1") will be quite linear since the capacitive load will force Q1 into its linear region until the load is discharged and Q1 saturates. Turn-off begins when the input current decays to zero or the output of the TTL driver goes low. Q1 turns "OFF" and Q2 turns "ON" charging the load to within a $V_{\rm BE}$ of the V † supply.

Rise Time Considerations

The logic rise time (voltage fall) of the DS0025 is primarily a function of the ac load, $C_{\rm L}$, the available input current and total voltage swing. As shown in Figure Al-2,




FIGURE AI-2, Rise Time Model for the DS0025

the input current must charge the Miller capacitance of Q1, C_{TC} , as well as supply sufficient base drive to Q1 to discharge C_L rapidly. By inspection:

$$I_{IN} = I_M + I_B + I_{B1}$$
 (AI-1)

$$I_{1N} \cong I_{M} + I_{B}$$
, for $I_{M} >> I_{R1} \& I_{B} >> I_{R1}$

$$I_{B} = I_{tN} - C_{TC} - \frac{\Delta V}{\Delta t}$$
 (AI-2)

If the current through R2 is ignored,

$$I_{C} = I_{B} h_{FEQ1} = I_{L} + I_{M}$$
 (A1-3)

where:

$$1_{L} = C_{L} - \frac{\Delta V}{\Delta t}$$

Combining equations Al-1, Al-2, Al-3 yields:

16

$$\frac{\Delta V}{\Delta t} \left[C_L + C_{TC} \left(h_{FEQ1} + 1 \right) \right] = h_{FEQ1} I_{IN} \qquad (AI-4)$$

or

$$t_r \cong \frac{\left[C_L + (h_{FEQ1} + 1)C_{TC}\right] \Delta V}{h_{FEQ1} I_{IN}}$$
 (AI-5)

Equation (AI-5) may be used to predict t_r as a function of C_L and ΔV . Values for C_{TC} and h_{FE} are 10.pF and 25 respectively. For example, if a DM7440 with peak output current of 50 mA were used to drive a DS0025 loaded with 1000 pF, rise times of:

or 21 ns may be expected for $V^+ = 5.0V$, $V^- = -12V$, Figure Al-3 gives rise time for various values of C_L .




FIGURE A1-3. Rise Time vs C₁ for the DS0025

Fall Time Considerations

The MOS logic fall time (voltage rise) of the DS0025 is dictated by the load, C_L , and the output capacitance of Q1. The fall time equivalent circuit of DS0025 may be approximated with the circuit of Figure AI-4. In actual




FIGURE AI-4. Fall Time Equivalent Circuit

practice, the base drive to $\Omega 2$ drops as the output volttage rises toward V^{+} . A rounding of the waveform occurs as the output voltage reaches to within a volt of V^{+} . The result is that equation (AI-7) predicts conservative values of $t_{\rm f}$ for the output voltage at the beginning of the voltage rise and optimistic values at the end. Figure A1-5 shows $t_{\rm f}$ as function of $C_{\rm f}$.




FIGURE At-5. DS0025 Fall Time vs C1

Assuming h_{FF2} is a constant of the total transition:

$$\frac{\Delta V}{\Delta t} = \left(\frac{V^+ - V^-}{2R2}\right)$$

$$\frac{C_{TCO1} + C_1 / h_{EEO1+1}}{C_{TCO1} + C_2 / h_{EEO1+1}}$$
(AI-6)

or

$$t_f \cong 2R2 \left(C_{TCQ1} + \frac{C_L}{h_{EEQ+1}} \right)$$
 (AI-7)

DS0025 Input Drive Requirements

Since the DS0025 is generally capacitively coupled at the input, the device is sensitive to current not input voltage. The current required by the input is in the 50–60 mA region. It is therefore a good idea to drive the DS0025 from TTL line drivers, such as the DM7440 or DM8830. It is possible to drive the DS0025 from standard 54/74 series gates or flip-flops but $t_{\rm ON}$ and $t_{\rm r}$ will be somewhat degraded.

Input Capacitor Selection

The DS0025 may be operated in either the logically controlled mode (pulse width out \cong pulse width in) or $C_{\rm IN}$ may be used to set the output pulse width. In the latter mode a long pulse is supplied to the DS0025.




FIGURE AI-6. DS0025 Input Current Waveform

The input current is of the general shape as shown in Figure AI-6. I_{MAX} is the peak current delivered by the TTL driver into a short circuit (typically 50–60 mA). Q1 will begin to turn-off when I_{IN} decays below V_{BE}/I_{R1} or about 2.5 mA. In general:

$$I_{IN} = I_{MAX} e^{-t/R0} C_{IN}$$
 (AI-8)

where.

R0 = Output impedance of the TTL driver

CIN = Input coupling capacitor

Substituting
$$I_{IN} = I_{MIN} = \frac{V_{BE}}{R1}$$
 and solving for t_1 yields:

$$t_1 = ROC_{IN} In \frac{I_{MAX}}{I_{MIN}}$$
 (Al-9)

The total pulse width must include rise and fall time considerations. Therefore, the total expression for pulse width becomes:

$$\begin{split} t_{PW} &\cong \frac{t_r + t_f}{2} + t_1 \\ &= \frac{t_r + t_f}{2} + ROC_{IN} \ln \frac{l_{MAX}}{l_{MIN}} \end{split} \tag{AI-10}$$




FIGURE AI-7. Output PW Controlled by CIN




FIGURE AI-9, DC Coupled Clock Driver Using DS0034

The logic "1" output impedance of the DM7440 is approximately 65Ω and the peak current (I_{MAX}) is about 50 mA. The pulse width for C_{IN} = 2,200 pF is:

$$t_{PW} \cong \, \frac{25 \; ns + 150 \; ns}{2} \; + \; (65\Omega) \, (2200 \; pF) \; In \label{eq:tPW}$$

$$\frac{50 \text{ mA}}{2.5 \text{ mA}} = 517 \text{ ns}$$

A plot of pulse width for various types of drivers is shown in *Figure Al-7*. For applications in which the output pulse width is logically controlled, C_{IN} should be chosen 2 to 3 times larger than the maximum pulse width dictated by equation (Al-10).

DC Coupled Operation

The DS0025 may be direct-coupled in applications when level shifting to a positive value only. For example, the MM1103 RAM typically operates between ground and +20V. The DS0025 is shown in *Figure Al-8* driving the addres or precharge line in the logically controlled mode.

If DC operation to a negative level is desired, a level translator such as the DS7800 or DS0034 may be employed as shown in *Figure AI-9*. Finally, the level shift may be accomplished using PNP transistors are shown in *Figure AI-10*.




FIGURE AI-8. DC Coupled DS0025 Driving 1103 RAM




FIGURE At-10. Transistor Coupled DS0025 Clock Driver

APPENDIX II

DS0026 Circuit Operation

The schematic of the DS0026 is shown in *Figure AII-1*. The device is typically ac coupled on the input and responds to input current as does the DS0025. Internal current gain allows the device to be driven by standard TTL gates and flip-flops.

With the TTL input in the low state Q1, Q2, Q5, Q6 and Q7 are "OFF" allowing Q3 and Q4 to come "ON." R6 assures that the output will pull up to within a $V_{\rm BE}$ of V^+ volts. When the TTL input starts toward logic "1," current is supplied via $C_{\rm IN}$ to the bases of Q1 and Q2 turning them "ON." Simultaneously, Q3 and Q4 are snapped "OFF." As the input voltage rises (to about 1.2V), Q5 and Q6 turn-on. Multiple emitter transistor Q5 provides additional base drive to Q1 and Q2 assuring their complete and rapid turn-on. Since Q3 and Q4 were rapidly turned "OFF" minimal power supply current spiking will occur when Q7 comes "ON."




FIGURE All-1. DS0025 Schematic (One-Half Circuit)

Q6 now provides sufficient base drive to Q7 to turn it "ON." The load capacitance is then rapidly discharged toward V⁻. Diode D4 affords a low impedance path to Q6's collector which provides additional drive to the load through current gain of Q7. Diodes D1 and D2 prevent avalanching Q3's and Q4's base-emitter junction as the collectors of Q1 and Q2 go negative. The output of the DS0026 continues negative stopping about 0.5V more positive than V⁻.

When the TTL input returns to logic "0," the input voltage to the DS0026 goes negative by an amount proportional to the charge on $C_{\rm IN}$. Transistors Q8 and Q9 turn-on, pulling stored base charge out of Q7 and Q2 assuring their rapid turn-off. With Q1, Q2, Q6 and Q7 "OFF," Darlington connected Q3 and Q4 turn-on and rapidly charge the load to within a $V_{\rm BE}$ of V^{\dagger} .

Rise Time Considerations

Predicting the MOS logic rise time (voltage fall) of the DS0026 is considerably involved, but a reasonable approximation may be made by utilizing equation (AI-5), which reduces to:

$$t_r \cong [C_L + 250 \times 10^{-12}] \Delta V$$
 (AII-1)

For $C_L = 1000 \text{ pF}$, $V^+ = 5.0V$, $V^- = -12V$, $t_r \cong 21 \text{ ns}$. Figure AII-2 shows DS0026 rise times vs C_1 .




FIGURE All-2. Rise Time vs Load Capacitance

Fall Time Considerations

The MOS logic fall time of the DS0026 is determined primarily by the capacitance Miller capacitance of Q5 and Q1 and R5. The fall time may be predicted by:

$$t_f \approx (2.2)(R5) \left(C_S + \frac{C_L}{h_{FE}^2} \right)$$

$$\approx (4.4 \times 10^3) \left(C_S + \frac{C_L}{h_{FE}^2} \right)$$
(AII-2)

where:

 C_S = Capacitance to ground seen at the base of Q3 = 2 pF h_{FE}^2 = $(h_{FEQ3} + 1) (h_{FEQ4} + 1)$

For the values given and $C_L = 1000 \text{ pF}$, $t_f \cong 17.5 \text{ ns}$. Figure AII-3 gives t_f for various values of C_L .




FIGURE All-3. Fall Time vs Load Capacitance

DS0026 Input Drive Requirements

The DS0026 was designed to be driven by standard 54/74 elements. The device's input characteristics are shown in Figure AII-4. There is breakpoint at $V_{\rm IN}\cong 0.6V$ which corresponds to turn-on of Q1 and Q2. The input current then rises with a slope of about 600Ω (R2 || R3) until a second breakpoint at approximately 1.2V is encountered, corresponding to the turn-on of Q5 and Q6. The slope at this point is about 150Ω (R1 || R2 || R3 || R4).




FIGURE All-4. Input Current vs Input Voltage

The current demanded by the input is in the 5–10 mA region. A standard 54/74 gate can source currents in excess of 20 mA into 1.2V. Obviously, the minimum "1" output voltage of 2.5V under these conditions cannot be maintained. This means that a 54/74 element must be dedicated to driving 1/2 of a DS0026. As far as the DS0026 is concerned, the current is the determining turn-on mechanism not the voltage output level of the 54/74 gate.

Input Capacitor Selection

A major difference between the DS0025 and DS0026 is that the DS0026 requires that the output pulse width be logically controlled. In short, the input pulse width \cong output pulse width. Selection of $C_{\rm IN}$ boils down to choosing a capacitor small enough to assure the capacitor takes on nearly full charge, but large enough so that the input current does not drop below a minimum level to keep the DS0026 "ON." As before:

$$t_1 = ROC_{1N} \ln \frac{I_{MAX}}{I_{MIN}}$$
 (AII-3)

or

$$C_{IN} = \frac{t_1}{R0 \ln \frac{I_{MAX}}{I_{MAX}}}$$

In this case R0 equals the sum of the TTL gate output impedance plus the input impedance of the DS0026 (about 150Ω). I_{MIN} from Figure AII-5 is about 1 mA. A standard 54/74 series gate has a high state output impedance of about 150Ω in the logic "1" state and an output (short circuit) current of about 20 mA into 1.2V. For an output pulse width of 500 ns,

$$C_{1N} = \frac{500 \times 10^{-9}}{(150\Omega + 150\Omega) \ln \frac{20 \text{ mA}}{1 \text{ mA}}} = 560 \text{ pF}$$




FIGURE All-5. Logical "1" Output Voltage vs Source Current

In actual practice it's a good idea to use values of about twice those predicted by equation (AII-4) in order to account for manufacturing tolerances in the gate, DS0026 and temperature variations.

A plot of optimum value for C_{IN} vs desired output pulse width is shown in *Figure AII-6*.




FIGURE AII-6. Suggested Input Capacitance vs Output Pulse Width

DC Coupled Applications

The DS0026 may be applied in direct coupled applications. *Figure AII-7* shows the device driving address or pre-charge lines on an MM1103 RAM.




FIGURE AII-7. DC Coupled RAM Memory Address or Precharge Driver (Positive Supply Only)

16

For applications requiring a dc level shift, the circuit of Figure AII-8 or AII-9 are recommended.




FIGURE All-8. Transistor Coupled MOS Clock Driver




FIGURE AII-9. DC Coupled MOS Clock Driver

APPENDIX III

.

MOS Interface Circuits

MOS Clock Drivers

MH0007	Direct coupled, single phase, TTL compatible clock driver.
MH0009	Two phase, direct or ac coupled clock driver.
MH0012	10 MHz, single phase direct coupled clock driver.
MH0013	Two phase, ac coupled clock driver.
DS0025	Low cost, two phase clock driver.
DS0026	Low cost, two phase, high speed clock driver.
DS1671	Dual bootstrapped MOS driver.
DS1672	Dual TTL bootstrapped MOS driver.

DS1673	Quad decoded MOS clock driver,
DS1674	Quad MOS clock driver.
DS75361	Dual TTL-to-MOS driver.
DS75365	Quad TTL-to-MOS driver.

MOS Oscillator/Clock Drivers

DS7803/DS7807, Complete two phase clock system for MOS microprocessors and calculators.

MOS RAM Memory Address and Precharge Drivers

DS0025 Dual address and precharge driver.

DS0026 Dual high speed address and precharge driver.

TTL to MOS Interface

DH0034	Dual high speed TTL to negative level converter.
DS7800	Dual TTL to negative level converter.
DM7810/DM7812/ DM7819	Open collector TTL to positive high level MOS converter gates.
DM78L12	Active pull-up TTL to positive high level MOS converter gates.
DS1640/DS1670	Quad MOS TRI-SHARE TM driver.
DS1645/DS1675	Hex TRI-STATE® MOS driver.
DS1646/DS1676	6-bit TRI-STATE MOS driver refresh counter.
DS1647/DS1677	Quad TRI-STATE MOS driver I/O register.
DS1648/DS1678	TRI-STATE MOS driver multiplexer.
DS1649/DS1679	Hex TRI-STATE MOS driver.
DS16149/DS16179	Hex TRI-STATE MOS driver.

MOS to TTL Converters and Sense Amps

DS7802, DS7806*	Dual sense amp for MM5262 2k MOS RAM memory.
DS165 Series*	Hex sense amp MOS to TTL.
DS163, DS75107, DS75207*	Dual sense amp for MM1103 1k MOS RAM memory.

Voltage Regulators for MOS Systems

LM109, LM140 Series	Positive regulators.
LM120 Series	Negative regulators.
LM 125 Series*	Dual +/ regulators

*To be announced

National Semiconductor Application Note 156 Jim Sherwin February 1976



The specification or selection of analog-to-digital (A/D) or digital-to-analog (D/A) converters can be a chancey thing unless the specifications are understood by the person making the selection. Of course, you know you want an accurate converter of specific resolution; but how do you insure that you get what you want? For example, 12 switches, 12 arbitrarily valued resistors, and a reference will produce a 12-bit DAC exhibiting 12 quantum steps of output voltage. In all probability, the user wants something better than the expected performance of such a DAC. Specifying a 12-bit DAC or an ADC must be made with a full understanding of accuracy, linearity, differential linearity, monotonicity, scale, gain, offset, and hysteresis errors.

This note explains the meanings of and the relationships between the various specifications encountered in A/D and D/A converter descriptions. It is intended that the meanings be presented in the simplest and clearest practical terms. Included are transfer curves showing the several types of errors discussed. Timing and control signals and several binary codes are described as they relate to A/D and D/A converters.

MEANING OF PERFORMANCE SPECS

Resolution describes the smallest standard incremental change in output voltage of a DAC or the amount of input voltage change required to increment the output of an ADC between one code change and the next adjacent code change. A converter with n switches can resolve 1 part in 2ⁿ. The least significant increment is then 2⁻ⁿ, or one least significant bit (LSB). In contrast, the most significant bit (MSB) carries a weight of 2-1. Resolution applies to DACs and ADCs, and may be expressed in percent of full scale or in binary bits. For example, an ADC with 12-bit resolution could resolve 1 part in 212 (1 part in 4096) or 0.0245% of full scale. A converter with 10V full scale could resolve a 2.45mV input change. Likewise, a 12-bit DAC would exhibit an output voltage change of 0.0245% of full scale when the binary input code is incremented one binary bit (1 LSB). Resolution is a design parameter rather than a performance specification; it says nothing about accuracy or linearity. Accuracy is sometimes considered to be a non-specific term when applied to D/A or A/D converters. A linearity spec is generally considered as more descriptive. An accuracy specification describes the worst case deviation of the DAC output voltage from a straight line drawn between zero and full scale; it includes all errors. A 12-bit DAC could not have a conversion accuracy better than ±½ LSB or ±1 part in 212+1 (±0.0122% of full scale due to finite resolution). This would be the case in figure 1 if there were no errors. Actually, ±0.0122% FS represents a deviation from 100% accuracy; therefore accuracy should be specified as 99.9878%. However, convention would dictate 0.0122% as being an accuracy spec rather than an inaccuracy (tolerance or error) spec.

Accuracy as applied to an ADC would describe the difference between the actual input voltage and the full-scale weighted equivalent of the binary output code; included are quantizing and all other errors. If a 12-bit ADC is stated to be ± 1 LSB accurate, this is equivalent to $\pm 0.0245\%$ or twice the minimum possible quantizing error of 0.0122%. An accuracy spec describes the maximum sum of all errors including quantizing error, but is rarely provided on data sheets as the several errors are listed separately.




FIGURE 1. Linear DAC Transfer Curve Showing Minimum Resolution Error and Best Possible Accuracy

16

Quantizing Error is the maximum deviation from a straight line transfer function of a perfect ADC. As, by its very nature, an ADC quantizes the analog input into a finite number of output codes, only an infinite resolution ADC would exhibit zero quantizing error. A perfect ADC, suitably offset ½ LSB at zero scale as shown in figure 2, exhibits only $\pm \frac{1}{2}$ LSB maximum output error. If not offset, the error will be $\mp \frac{1}{6}$ LSB as shown in figure 3. For example, a perfect 12-bit ADC will show a $\pm \frac{1}{2}$ LSB error of $\pm 0.0122\%$ white the quantizing error of an 8-bit ADC is $\pm \frac{1}{2}$ part in ± 2 0 or $\pm 0.195\%$ of full scale. Quantizing error is not strictly applicable to a DAC; the equivalent effect is more properly a resolution error.




FIGURE 2. ADC Transfer Curve, 1/2 LSB Offset at Zero




FIGURE 3. ADC Transfer Curve, No Offset

Scale Error (full scale error) is the departure from design output voltage of a DAC for a given input code, usually full-scale code. (See figure 4.) In an ADC it is the departure of actual input voltage from design input voltage for a full-scale output code. Scale errors can be caused by errors in reference voltage, ladder resistor values, or amplifier gain, et. al. (See Temperature Coefficient.) Scale errors may be corrected by adjusting output amplifier gain or reference voltage. If the transfer curve resembles that of figure 7, a scale adjustment at ¾ scale could improve the overall ± accuracy compared to an adjustment at full scale.




FIGURE 4. Linear, 1 LSB Scale Error

Gain Error is essentially the same as scale error for an ADC. In the case of a DAC with current and voltage mode outputs, the current output could be to scale while the voltage output could exhibit a gain error. The amplifier feedback resistors would be trimmed to correct the gain error.

Offset Error (zero error) is the output voltage of a DAC with zero code input, or it is the required mean value of input voltage of an ADC to set zero code out. (See figure 5.) Offset error is usually caused by amplifier or comparator input offset voltage or current; it can usually be trimmed to zero with an offset zero adjust potentiometer external to the DAC or ADC. Offset error may be expressed in % FS or in fractional LSB.




FIGURE 5. Linear, ½ LSB Offset Error

Hysteresis Error in an ADC causes the voltage at which a code transition occurs to be dependent upon the direction from which the transition is approached. This is usually caused by hysteresis in the comparator inside an ADC. Excessive hysteresis may be reduced by design; however, some slight hysteresis is inevitable and may be objectionable in converters if hysteresis approaches ½ LSB.

Linearity, or, more accurately, non-linearity specifications describe the departure from a linear transfer curve for either an ADC or a DAC. Linearity error does not include quantizing, zero, or scale errors. Thus, a specification of $\pm \frac{1}{2}$ LSB linearity implies error in addition to the inherent $\pm \frac{1}{2}$ LSB quantizing or resolution error. In reference to figure 2, showing no errors other than quantizing error, a linearity error allows for one or more of the steps being greater or less than the ideal shown.

Figure 6 shows a 3-bit DAC transfer curve with no more than ±1/2 LSB non-linearity, yet one step shown is of zero amplitude. This is within the specification, as the maximum deviation from the ideal straight line is ±1 LSB (1/2 LSB resolution error plus 1/2 LSB non-linearity). With any linearity error, there is a differential non-linearity (see below). A ±1/2 LSB linearity spec guarantees monotonicity (see below) and ≤ ±1 LSB differential nonlinearity (see below). In the example of figure 6, the code transition from 100 to 101 is the worst possible non-linearity, being the transition from 1 LSB high at code 100 to 1 LSB low at 110. Any fractional nonlinearity beyond ±1/2 LSB will allow for a non-monotonic transfer curve. Figure 7 shows a typical non-linear curve; non-linearity is 114 LSB yet the curve is smooth and monotonic.




FIGURE 6. ±½ LSB Non-Linearity (Implies 1 LSB Possible Error), 1 LSB Differential Non-Linearity (Implies Monotonicity)




FIGURE 7. 1% LSB Non-Linear, % LSB Differential Non-Linearity

Linearity specs refer to either ADCs or to DACs, and do not include quantizing, gain, offset, or scale errors. Linearity errors are of prime importance along with differential linearity in either ADC or DAC specs, as all other errors (except quantizing, and temperature and long-term drifts) may be adjusted to zero. Linearity errors may be expressed in % FS or fractional LSB.

Differential Non-Linearity indicates the difference between actual analog voltage change and the ideal (1 LSB) voltage change at any code change of a DAC. For example, a DAC with a 1.5 LSB step at a code change would be said to exhibit ½ LSB differential non-linearity (see figures 6 and 7). Differential non-linearity may be expressed in fractional bits or in % FS.

Differential linearity specs are just as important as linearity specs because the apparent quality of a converter curve can be significantly affected by differential nonlinearity even though the linearity spec is good. Figure 6 shows a curve with a $\pm \frac{1}{2}$ LSB linearity and ± 1 LSB differential non-linearity while figure 7 shows a curve with +1% LSB linearity and ±1/2 LSB differential nonlinearity. In many user applications, the curve of figure 7 would be preferred over that of figure 6 because the curve is smoother. The differential non-linearity spec describes the smoothness of a curve; therefore it is of great importance to the user. A gross example of differential non-linearity is shown in figure 8 where the linearity spec is ±1 LSB and the differential linearity spec is ±2 LSB. The effect is to allow a transfer curve with grossly degraded resolution; the normal 8-step curve is reduced to 3 steps in figure 8. Similarly, a 16-step curve (4-bit converter) with only 2 LSB differential nonlinearity could be reduced to 6 steps (a 2.6-bit converter?). The real message is, "Beware of the specs." Do not ignore or omit differential linearity characteristics on a converter unless the linearity spec is tight enough to guarantee the desired differential linearity. As this characteristic is impractical to measure on a production basis, it is rarely, if ever, specified, and linearity is the primary specified parameter. Differential non-linearity can always be as much as twice the non-linearity, but no more.




FIGURE 8. ±1 LSB Linear, ±2 LSB Differential Non-Linear

Monotonicity. A monotonic curve has no change in sign of the slope; thus all incremental elements of a monotonically increasing curve will have positive or zero, but never negative slope. The converse is true for decreasing curves. The transfer curve of a monotonic DAC will contain steps of only positive or zero height, and no negative steps. Thus a smooth line connecting all output voltage points will contain no peaks or dips. The transfer function of a monotonic ADC will provide no decreasing output code for increasing input voltage.

Figure 9 shows a non-monotonic DAC transfer curve. For the curve to be non-monotonic, the linearity error must exceed $\pm \frac{1}{2}$ LSB no matter by how little. The greater the linearity error, the more significant the negative step might be. A non-monotonic curve may not be a special disadvantage in some systems; however, it is a disaster in closed-loop servo systems of any type (including a DAC-controlled ADC). A $\pm \frac{1}{2}$ LSB maximum linearity spec on an n-bit converter guarantees monotonicity to n bits. A converter exhibiting more than $\pm \frac{1}{2}$ LSB non-linearity may be monotonic, but is not necessarily monotonic. For example, a 12-bit DAC with $\pm \frac{1}{2}$ bit linearity to 10 bits (not $\pm \frac{1}{2}$ LSB) will be monotonic at 10 bits but may or may not be monotonic at 12 bits unless tested and guaranteed to be 12-bit monotonic.





FIGURE 9. Non-Monotonic (Must be > ±1/2 LSB Non-Linear)

Settling Time is the elapsed time after a code transition for DAC output to reach final value within specified limits, usually ±1/2 LSB. (See also Conversion Rate below.) Settling time is often listed along with a slew rate specification; if so, it may not include slew time. If no slew rate spec is included, the settling time spec must be expected to include slew time. Settling time is usually summed with slew time to obtain total elapsed time for the output to settle to final value. Figure 10 delineates that part of the total elapsed time which is considered to be slew and that part which is settling time. It is apparent from this figure that the total time is greater for a major than for a minor code change due to amplifier slew limitations, but settling time may also be different depending upon amplifier overload recovery characteristics.

Slew Rate is an inherent limitation of the output amplifier in a DAC which limits the rate of change of output voltage after code transitions. Slew rate is usually anywhere from 0.2 to several hundred volts/ μ s. Delay in reaching final value of DAC output voltage is the sum of slew time and settling time as shown in figure 10.

Overshoot and Glitches occur whenever a code transition occurs in a DAC. There are two causes. The current output of a DAC contains switching glitches due to possible asynchronous switching of the bit currents (expected to be worst at half-scale transition when all



(a) Full-Scale Step

Ø m	V/I	νic		:0!	VTI	ROL	1.00	IC
	ı		_ [0	AC	0	UTP	υT	
	1				/			
	H	-	SET	ΤĹ	IN C	TII	ΝE	
				Ī				
				7				
				1µs	/DI	v		

(b) 1 LSB Step

FIGURE 10. DAC Slew and Settling Time

bits are switched). These glitches are normally of extremely short duration but could be of ½ scale amplitude. The current switching glitches are generally somewhat attenuated at the voltage output of the DAC because the output amplifier is unable to slew at a very high rate; they are, however, partially coupled around the amplifier via the amplifier feedback network and seen at the output. The output amplifier introduces overshoot and some non-critically damped ringing which may be minimized but not entirely eliminated except at the expense of slew rate and settling time.

Temperature Coefficient of the various components of a DAC or ADC can produce or increase any of the several errors as the operating temperature varies. Zero scale offset error can change due to the TC of the amplifier and comparator input offset voltages and currents. Scale error can occur due to shifts in the reference, changes in ladder resistance or non-compensating RC product shifts in dual-slope ADCs, changes in beta or reference current in current switches, changes in amplifier bias current, or drift in amplifier gain-set resistors. Linearity and monotonicity of the DAC can be affected by differential temperature drifts of the ladder resistors and switches. Overshoot, settling time, and slew rate can be affected by temperature due to internal change in amplifier gain and bandwidth. In short, every specification except resolution and quantizing error can be affected by temperature changes.

Long-Term Drift, due mainly to resistor and semiconductor aging can affect all those characteristics which temperature change can affect. Characteristics most commonly affected are linearity, monotonicity, scale, and offset. Scale change due to reference aging is usually the most important change.

Supply Rejection relates to the ability of a DAC or ADC to maintain scale, offset, TC, slew rate, and linearity when the supply voltage is varied. The reference must, of course, remain constant unless considering a multiplying DAC. Most affected are current sources (affecting linearity and scale) and amplifiers or comparators (affecting offset and slew rate). Supply rejection is usually specified only as a % FS change at or near full scale at 25°C.

Conversion Rate is the speed at which an ADC or DAC can make repetitive data conversions. It is affected by propagation delay in counting circuits, ladder switches and comparators; ladder RC and amplifier settling times; amplifier and comparator slew rates; and integrating time of dual-slope converters. Conversion rate is specified as a number of conversions per second, or conversion time is specified as a number of microseconds to complete one conversion (including the effects of settling time). Sometimes, conversion rate is specified for less than full resolution, thus showing a misleading (high) rate.

Clock Rate is the minimum or maximum pulse rate at which ADC counters may be driven. There is a fixed relationship between the minimum conversion rate and the clock rate depending upon the converter accuracy and type. All factors which affect conversion rate of an ADC limit the clock rate.

Input Impedance of an ADC describes the load placed on the analog source.

Output Drive Capability describes the digital load driving capability of an ADC or the analog load driving capacity of a DAC; it is usually given as a current level or a voltage output into a given load.

CODES

Several types of DAC input or ADC output codes are in common use. Each has its advantages depending upon the system interfacing the converter. Most codes are binary in form; each is described and compared below.

Natural Binary (or simply Binary) is the usual 2ⁿ code with 2, 4, 8, 16, ..., 2ⁿ progression. An input or output high or "1" is considered a signal, whereas a "0" is considered an absence of signal. This is a positive true binary signal. Zero scale is then all "zeros" while full scale is all "ones."


Complementary Binary (or Inverted Binary) is the negative true binary system. It is identical to the binary code except that all binary bits are inverted. Thus, zero scale is all "ones" while full scale is all "zeros."

Binary Coded Decimal (BCD) is the representation of decimal numbers in binary form. It is useful in ADC systems intended to drive decimal displays. Its advantage over decimal is that only 4 lines are needed to represent 10 digits. The disadvantage of coding DACs or ADCs in BCD is that a full 4 bits could represent 16 digits while only 10 are represented in BCD. The full-scale resolution of a BCD coded system is less than that of a binary


coded system. For example, a 12-bit BCD system has a resolution of only 1 part in 1000 compared to 1 part in 4096 for a binary system. This represents a loss in resolution of over 4:1.

Offset Binary is a natural binary code except that it is offset (usually ½ scale) in order to represent negative and positive values. Maximum negative scale is represented to be all "zeros" while maximum positive scale is represented as all "ones." Zero scale (actually center scale) is then represented as a leading "one" and all remaining "zeros." The comparison with binary is shown in figure 11.

Twos Complement Binary is an alternate and more widely used code to represent negative values. With this code, zero and positive values are represented as in natural binary while all negative values are represented in a twos complement form. That is, the twos complement of a number represents a negative value so that interface to a computer or microprocessor is simplified. The twos complement is formed by complementing each bit and then adding a 1; any overflow is neglected. The decimal number -8 is represented in twos complement as follows: start with binary code of decimal 8 (off scale for ± representation in 4 bits so not a valid code in the ± scale of 4 bits) which is 1000; complement it to 0111; add 0001 to get 1000. The comparison with offset binary is shown in figure 11. Note that the offset binary representation of the \pm scale differs from the twos complement representation only in that the MSB is complemented. The conversion from offset binary to twos complement only requires that the MSB be inverted.







(b) ± Full-Scale

FIGURE 11. ADC Codes

16

Sign Plus Magnitude coding contains polarity information in the MSB (MSB = 1 indicates a negative sign); all other bits represent magnitude only. This code is compared to offset binary and twos complement in figure 11. Note that one code is used up in providing a double code for zero. Sign plus magnitude code is used in certain instrument and audio systems; its advantage is that only one bit need be changed for small scale changes in the vicinity of zero, and plus and minus scales are symmetrical. A DVM might be an example of its use.

CONTROL

Each ADC must accept and/or provide digital control signals telling it and/or the external system what to do and when to do it. Control signals should be compatible with one or more types of logic in common use. Control signal timing must be such that the converter or connected system will accept the signals. Common control signals are listed below.

Start Conversion (SC) is a digital signal to an ADC which initiates a single conversion cycle. Typically, an SC signal must be present at the fall (or rise) of the clock waveform to initiate the cycle. A DAC needs no SC signal; however, such could be provided to gate digital inputs to a DAC.

End of Conversion (EOC) is a digital signal from an ADC which informs the external system that the digital output

data is valid. Typically, an EOC output can be connected to an SC input to cause the ADC to operate in continuous conversion mode. In non-continuous conversion systems, the SC signal is a command from the system to the ADC. A DAC does not supply an EOC signal.

Clock signals are required or must be generated within an ADC to control counting or successive approximation registers. The clock controls the conversion speed within the limitations of the ADC. DACs do not require clock signals.

CONCLUSION

Once the user has a working knowledge of DAC or ADC characteristics and specifications, he should be able to select a converter to suit a specific system need. The likelihood of overspecification, and therefore an unecessarily high cost, is likewise reduced. The user will also be aware that specific parameters, test conditions, test circuits, and even definitions may vary from manufacturer to manufacturer. For practical production reasons, parameters may not be tested in the same manner for all converter types, even those supplied by the same manufacturer. Using information in this note, the user should, however, be able to sort out and understand those specifications (from any manufacturer) pertinent to his needs.

Data Acquisition System Interface to Computers

National Semiconductor Application Note 159 Jim Sherwin April 1976



INTRODUCTION

The need of interfacing several analog data channels to computers has not escaped the attention of the data system firms. There are presently available a number of data acquisition units (DAUs) which will directly interface 8-64 analog data channels to one or more types of computers or microcomputers, and more appear on the market almost monthly. Some of these DAUs are even constructed to plug into the mainframe of the computer for which they are designed. Nearly all of these commercially available DAUs are of more or less conventional design, operating in either a random channel address or sequential address mode. Figure 1 shows a typical functional diagram of such a random channel address DAU. Its advantages are simplicity, straightforward design, and comparatively low cost (depending upon performance and special features). In operation, the computer addresses a specific channel, the analog multiplexer (MUX) is set to the desired channel, a sample and hold (S&H) circuit acquires and holds the analog signal, an analog-to-digital converter (ADC) digitizes the signal, a ready signal is returned to the computer, and the data is presented to the data bus via TRI-STATE® bus drivers. If the data is 12-bit and the data bus is 8-bit, the data word must be broken into two bytes and addressed separately. The prime disadvantage of these DAU designs is that the computer must either enter a wait mode while data is readied or it can proceed with its assigned task, watch for a data-ready flag signal, and return for the data.

From the standpoint of microprocessor system design, it is clearly desirable to access input data as if it were main memory. It is further desirable that input data access time be equivalent to that of main memory so that the processor need not enter a wait mode while data is readied for input. One attractive method of accomplishing this is to use one A/D converter (of a type containing TRI-STATE output data latches) on each input data channel. Henceforth I shall refer to this as parallel conversion. Figure 2 shows such a system containing only an address decoder and multiple A/D converters with all outputs wired in parallel onto the data bus. Note the absence of S&H modules.

The advantages of this DAU system are the immediate data access and its simplicity. However, one's first thought on considering a parallel-conversion system might be that the cost of ADCs would exclude their consideration on a one-per-channel basis. But, although this may have been true in the past, currently available monolithic and hybrid ADCs are priced such that this system concept is entirely feasible. Furthermore, the converter price trend is definitely downward as more monolithic units are released, so the economic feasibility can only improve in the next few years, thus extending the application to an ever larger segment of the market. The ideal converter for use in the system of Figure 1 includes converter, comparator, and buffered TRI-STATE output data latches in one package. The unit would




FIGURE 1. Random-Addressed Multiplexed DAU




FIGURE 2. Parallel Data Conversion Concept

operate in the continuous convert mode with the last data remaining in the output latches until the next completed conversion shifts new data into the latches. Valid latest data is thus always available for readout on the data bus except for a brief period when the data is being updated. In contrast, a converter without buffered output latches does not hold data after a start-conversion signal and so must be operated in the command mode with a wait for data after the converter is started.

In spite of the advantages of the parallel-conversion DAU, there is (at present ADC prices) a more cost-effective way of providing the same immediate memory-access mode of operation, particularly for 12-bit data. Figure 3 shows a multiplexed DAU with self-contained memory which will interface to computer systems in the memory-access mode without a wait period.

The total package count of this system is lower than that of the parallel-conversion DAU, the cost/channel is lower, and the required space and power is lower. A disadvantage is that the accessed data may be as much as $800\,\mu s$ old, compared to a possible $1-4\,\mu s$ with parallel conversion. The key to the success of the system is the dedicated on-card 16x12 RAM. Neither does the system require a special ADC design with buffered output data latches. Main memory could, of course, be used instead, but then some machine time would be utilized as memory write time. This way, the latest data is always ready and waiting in the DAU (peripheral) memory, and software is considerably simplified.

Before exploring any of the three systems in more detail, it is worth considering the system limitations, the economics, and the probable market segment which could be served by the three types of DAU described.

The required data bandwidth has obvious strong effects on system cost and realization. The bandwidth of a sampled data system is limited by Shannon's sampling criterion and other practical considerations to, say,

$$f_{\text{max}} = \frac{1}{5 t_{\text{conversion}}}$$

which is $4\,\text{kHz}$ for a $50\,\mu\text{s}$ conversion cycle time. However, when no 5&H module is used ahead of the

ADC, as in a parallel-conversion DAU, conversion must take place within the time it takes the input signal to change by $\pm \frac{1}{2}$ LSB or 1 part in 2^{n+1} . For sine waves, the maximum rate of change is determined as follows:

$$\frac{\Delta v}{\Delta t} = \omega v_{pk}$$

but

$$v_{\text{max}} = \frac{2 v_{\text{pl}}}{2n+1}$$

therefore

$$\frac{2v_{pk}}{2^{n+1}\Delta t} = 2\pi f_{max} v_{pk}$$

and

$$f_{\text{max}} = \frac{2^{-(n+1)}}{\pi t_{\text{conv}}}.$$

For the same $50\mu s$ conversion time and an 8-bit accuracy requirement of $\pm \frac{1}{2}$ LSB, f_{max} is 12Hz. Figure 4 compares data bandwidth of 8- to 14-bit systems with and without S&H. The economic effect of adding an S&H module ahead of each ADC in a parallel-conversion DAU is obvious (possibly doubling the cost per channel of an 8-bit system) as is the cost of significantly increasing conversion speed except by use of tracking converters (advantageous only in parallel-conversion systems).

The conventional random-addressed DAU can serve any part of the data acquisition market where the task of the computer is light enough that the system can afford to enter a wait mode at data request. This wait period can be as low as $10\text{-}20\mu\text{s}$ if sufficient money is available for fast S&H circuits and fast ADCs, as high-speed components are traditionally quite expensive. Lower cost systems may require a wait period of $100\text{-}200\mu\text{s}$ before data is available. At the expense of more complex software, the computer could remain busy during the period of data preparation, and would return for the data when it was made ready. The data bandwidth may be deter-




FIGURE 3. Multiplexed Immediate-Data-Access DAU

mined from Figure 4. Sixteen channels of 10 Hz data could be available if each channel were sampled once every 20 ms. This is a data throughput rate of 16 ch x 1/20 ms = 800 Hz. The higher cost DAUs of this type have capability of 50-100 kHz throughput rates. However, if the computer waits while data is made ready, it will be completely occupied with gathering data when the maximum throughput rate is utilized.

The parallel conversion DAU without S&H circuits is destined to operate on low-bandwidth data as indicated in Figure 4. To be economically feasible the ADCs must be of low cost. This means an 8- or 10-bit successive approximation register (SAR) or a 12-bit integrating monolithic ADC must be used. New ADC designs using tracking counters could increase data bandwidth capability over that possible with SAR counters. For purely economic reasons, then, use of parallel-conversion DAU systems will be limited to low bandwidth data - 10-30 Hz on 8-bit, 2-5Hz on 10-bit, and less than 1Hz on 12-bit systems. These bandwidth figures for 8- to 10-bit systems could be considerably improved, say by 8-10 times, if tracking converters were used in place of SAR converters. This definitely suggests that there is a need for low-cost tracking converters. Note that S&H circuits are not needed in the parallel-conversion systems.

The multiplexed DAU with memory can serve any segment of the data market. It is limited in bandwidth




FIGURE 4. Data Bandwidth vs. Conversion Time

or data throughput rate principally by the S&H and ADC operating times, its cost per channel is only slightly higher than that of the conventional DAU, and it allows the computer to operate in the most efficient manner.

A comparison of system costs must include the following for a 16-channel system.

Parallel Conversion	Random Addressed Multiplexed	Multiplexed with Memory
16 A/D Converters	1 A/D Converter	1 A/D Converter
16 Anti-Aliasing Filters	1 S&H Module	1 S&H Module
Control Circuits	1 16-Channel Multiplexer	1 16-Channel Multiplexer
Additional power for extra converters	16 Anti-Aliasing Filters	16 Anti-Aliasing Filters
Lower data bandwidth	More complex control circuits	1 16×12 RAM
Simple software	Longer data access time	More complex control circuit
	Possibly more complex software	High-speed data access
		Simple Software




FIGURE 5. Conventional DAU for 8080

The future trends in DAU designs will include an increasing number of parallel-conversion DAUs, especially as cost reductions appear on monolithic ADCs with TRI-STATE output circuits (or latches). We should also start to see some tracking converters in the low-cost monolithics with TRI-STATE output data latches. Expect to see multiplexed DAUs with memory appearing in the near future. Its simplicity from a circuit and software standpoint cannot long go unnoticed.

RANDOM ADDRESSED DATA ACQUISITION UNIT

A conventional, random-addressed, 16-channel, 12-bit DAU is diagrammed in Figure 5. The analog section contains a 16-channel analog multiplexer, a sample-andhold block, and a 12-bit ADC. A more complete system might contain a differential multiplexer and/or a differential (or instrumentation) amplifier preceding the S&H block. The data output circuits are arranged to interface an 8-bit data bus as found on an 8080 or 6800 microcomputer (μ C). Since the data word is 12 bits, the μ C must accept it in two 8-bit bytes. Normally the μ C would address the DAU with two consecutive address locations corresponding to a 0 and a 1 at the address LSB to load the two bytes of data. The DM8123 multiplexers are ideally suited to this use. They have TRI-STATE output circuits, and the channel-select input may be directly driven from the address LSB. If a 16-bit address bus were being interfaced, such as in the PACE µC, the output multiplexers would be replaced with DM8097 or equivalent TRI-STATE output buffers (see Figure 11). In both instances, low-power versions of these parts, the DM81L23 and DM80L97, could be used to drive a lightly loaded data bus.

The address decoding is accomplished with a DM8161 6-bit magnitude comparator looking at the six most significant address bits. These 6 bits are compared with an address code hard wired into a DIP header which can be different for each DAU card in a system. Comparing only 6 address bits allows a possible 64 cards in a

single system and uses up to 64 pages of memory position. If this is not satisfactory, two address comparators ORed together (DM8163) could select from 12 bits of address. The magnitude comparator(s) plus the four address lines to the 16-ch MUX make up the complete address decoding. The output of the magnitude comparator(s) indicates when this DAU has been addressed, and the four address lines to the MUX select the 1-of-16 channels of this DAU.

This circuit is designed to interface the 8080 μ C. Thus, a memory read command $\overline{\text{MRDC}}$ must be received, and an acknowledgement $\overline{\text{XACK}}$ must be issued to indicate when data is ready. Operation is as follows: A valid address on address lines A-F causes comparator output $\overline{\Omega}$ to go low. This gates the inputs of the quad D latch to accept the 1-of-16 address word from address lines 1-4. At the occurrence of $\overline{\text{MRDC}}$ the address is clocked into the quad D latch and presented to the 16-ch MUX which selects the addressed channel. When $\overline{\Omega}$ and $\overline{\text{MRDC}}$ are both low, the output of OR gate A goes low, which enables the XACK signal buffer. If the address LSB is 0 (byte 1 of a 2-byte data request), OR gate B output goes low to trigger a one-shot.

The one-shot circuits are a simple means of timing the sample period and the converter start commands. There are other methods (see Figure 15) of accomplishing this timing without the hazards associated with one-shot circuits; however, the simplicity of this scheme lends itself to easy understanding of the timing required. The first one-shot generates a sample pulse of 5-30 us as required for the S&H to acquire and settle to 0.01% of value. Its Q output presets the single D latch $(\overline{Q} = 1)$. The trailing edge of this pulse returns the S&H to HOLD condition and triggers the next one-shot to generate a start conversion command of about 3 µs. When the ADC completes conversion, its CC output goes low, thus clocking a 0 into the single D latch to reset its Q output low. Both inputs to OR gate C now being low will enable the output MUX and return a low on the XACK

line indicating to the μ C that data is ready. Address LSB = 0 selects the 8 LSB of the data word for presentation to the data bus. A subsequent address with LSB = 1 selects the 8 MSB of the data word, but will not trigger the one-shot or preset the D latch because the output of OR gate B will remain high. Since the output of OR gates A and C will be low, \overline{XACK} is returned and the output MUXs are enabled to present byte 2 of the data word on the data bus. When \overline{MRDC} returns high, the output circuits are disabled. If the 6-bit comparator does not see a valid address, no action is taken by the DAU.

This represents the simplest possible DAU for interfacing to computers. The interface to the 8080 is one of the simplest. Only minor modifications are required to interface, for example, the 6800 or PACE μ Cs (see Figures 9 and 11). The only timing anomaly in the logic system shown is that when the XACK buffer is enabled there will be a 10-40ns pulse of 0 output. The computer, however, does not act on an XACK signal at this time and so will enter a wait mode until \overline{XACK} is returned later on.

The analog signal section has purposely been omitted from this discussion of interfacing to processors because its details will depend upon analog signal levels, the possible requirement for differential channels, the possible need of an instrumentation amplifier following the multiplexer, and S&H timing requirements. The analog section of the DAU may be made up of various components, depending upon the required performance and operating conditions. A pair of 8-channel multiplexers will give the flexibility of connecting as differential 8-channel or as single ended 16-channel whereas a single 16-channel MUX with space and wiring on the board for another 16-channel MUX would allow for either 32 channels or 16 differential channels. A pair of AM3705s could be used for lowest cost where analog signals are no greater than ±5V. The S&H circuit could be monolithic LF198, hybrid LH0023, LH0043 or LH0053, made up of individual discrete and integrated circuits, or it could be any of several available modules.

The ADC used in this system may be of a conventional design with speed and accuracy being the only important technical considerations. No special TRI-STATE output or output data latches are needed as the data is latched in the register until a new start conversion (SC) command is given. The ADC could be made up of an AD1200 ADC building block plus DM2504 or MM74C905 successive-approximation register, it could be an AD1210 plus LH0071 reference and appropriate MOS-TTL and TTL-MOS buffers, or it could be any one of a number of other ADCs on the market.

Total power is about 2.8 watts and cost is about \$9.50 per channel for components as indicated in Table 1. Note that output drivers are standard TTL circuits whereas low power TTL may be used for lower power dissipation where a lightly loaded data bus is to be driven.

PARALLEL-CONVERSION DATA ACQUISITION

Parallel data conversion is likely the simplest possible μC data system concept which will effect immediate access to latest input data as if it were main memory. It may be treated as main memory by the processor and is only slightly more complex than the simplified system of Figure 2. The individual ADCs in Figure 2 include TRI-STATE output for direct wire ORing on the data bus. However, to make each capable of driving a heavily loaded system bus would require significant and unnecessary power dissipation in each ADC. Accordingly, except in minimally loaded systems, a separate set of TRI-STATE TTL output data buffers would be added to Figure 2. Small differences in the address decoder and control circuits will exist, depending upon which μC system will be used.

The control circuits are exceptionally simple, being required primarily to accept the memory read command and to return a memory ready signal. The most complex part of the control circuits is that required of μ C systems which accept data in two 8-bit bytes rather than in one 16-bit byte, yet even this added complexity is minimal.

Table 1. Conventional DAU Power & Cost

	*	PD (mW)	\$ (100s)
1	16-Channel MUX	300	19.55
1 –	S&H	500	74.50
1 –	ADC	600	40.00
2 - DM8123	Quad 2-Input MUX	800	2.56
1 – DM8161	Hex Comparator	250	2.56
1 DM86L13	Quad D-Latch	. 30	1.28
1 - DM74LS221	Dual One-Shot	30	3.00
1 DM74LS132	Quad Schmidt NAND	60	2.00
1 – DM7432	Quad OR Gate	100	.49
1 DM74LS74	Dual D F-F	20	3.00
1 – DM8094	TRI-STATE 4 x Buffer	144	.71
		2834	150.05

\$9.38/Channel

Table 2. Microprocessor System Characteristics

	8080	PACE	6800	SC/MP
Address Word Length	16-bit	16-bit data/address bus	16 -bit	12- or 16-bit
Data Word Length	8-bit		8-bit	8-bit
Address & Data Polarity	All chips are 1 = true; data and address bits	however, if Intel system are 0 = true.	bus drivers and receive	rs are used, 8080 system
Address Strobe	None	NADS = 0 to set memory address	VMA = 1	NADS = 0
		latches	(concurrent with)	
Memory Read Strobe	MRDC = 0 to read data	IDS = 1 to input data	R/W = 1 to read data	NRDS = 0 to read data
Maximum Clock Rate	2MHz	2MHz	1MHz	1MHz

Since μC systems differ somewhat from one another, it is worth our effort to look at the hardware and software details and the system timing requirements of several of them when considering a DAU interface. From this consideration we can establish the desired function and characteristics of the ADCs, DACs, address decoders, control components, and μC interface signals. The following exercises include interfacing parallel conversion DAUs of 8- and 12 bits to the Intel 8080, the National PACE, and the Motorola 6800 microcomputer systems. Interface to other systems such as National's SC/MP will be similar. All request, control, and answer signals are considered along with the required signal polarities and timing relationships. Table 2 summarizes the important characteristics of these three systems.

8080 Interface

The 16-channel, 8-bit parallel-conversion DAU shown in Figure 6 will interface with an 8080 μ C system without a wait period in the memory-read cycle. This system can be built with existing components for about \$10 per

channel. It is a minimal system, capable of driving only a lightly loaded data bus, as the MM5357 ADCs can drive but a single TTL load. When heavier loads must be driven, two quad TRI-STATE output buffers will be needed. The address decoding uses a 4-line to 16-line decoder which selects the addressed channel from the four least significant (LSB) of address bits. A 6-bit address comparator compares the six most significant (MSB) address bits with a code hard-wired into the codeselect-header. The comparator output gates the 4:16 decoder only if the proper memory page (1 of 64) is addressed. The comparator output, gated by the memory read command MRDC, inhibits the clock to prevent data change in the output latches during the data access period. Concurrence of the correct address and MRDC also returns a data-ready acknowledgement to the µC via the TRI-STATE output of a buffer. No other logic is required; however, inverters are necessary in the ADC enable lines due to a sense mismatch in the 4:16 decoder output and the ADC enable inputs. The system is truly as uncomplicated as indicated in Figure 2.




FIGURE 6. 16-Ch, 8-Bit Parallel-Conversion DAU for 8080




FIGURE 7. 16-Ch, 12-Bit Parallel-Conversion DAU for 8080

As 12-bit data is likely of greater interest in the market, the remainder of the discussion will consider the logic necessary to handle 12-bit data. Accordingly, Figure 7 shows a 16-channel, 12-bit parallel-conversion DAU for the 8080. No part number designation appears on the ADCs because they are hypothectical units possessing the characteristics considered desirable in this application. The converters contain the DAC switches, ladder network, comparator, up/down counter (for tracking conversion), control logic, and TRI-STATE buffered outputs. They operate continuously with the output data buffer updated at the end of each conversion. Such a converter containing CMOS logic could settle in less than 1-4 µs (after an initial but longer acquisition period) without being costly to construct, and would thus provide 12-bit accuracy to ±1/2 LSB at a data bandwidth of 10-20 Hz. A single external buffered reference could suffice for all converter channels. An external gated clock could drive all converters. Address decoding is the same as outlined for the 8-bit system. The LSB address bit is used to select byte 1 or byte 2 of the 12-bit output data word by means of the two DM8123 quad, TRI-STATE, 2-input multiplexers. Address bits 1-4 are decoded into 1-of-16 select bits to enable the TRI-STATE output of the selected ADC. Since the 1-of-16 output select of the DM75L154A decoder is 0 true, it is desirable that the ADC enable input be 0 true. Otherwise, 16 inverters would be required. The control timing may be considered in reference to the 8080 timing requirements shown in Figure 8.

The DM8131 address comparator provides an output to gate the 4:16 decoder and to enable the DM8093 quad TRI-STATE line driver. This occurs (+30 ns) only if the address is valid for this data card. If the address is valid, the 4:16 decoder accepts the address and the DM8093 is set to accept the MRDC command at inputs 5 and 6 (+250 ns). The decoder output to the ADC enable lines is available (+180 ns), and valid data is available from the selected ADC (+330 ns). As the data card must return a data ready signal (+440 ns) to prevent extending the memory access cycle, the DM8093 transmits the MRDC




FIGURE 8. Timing and Control for 8080

back out to the μC on the XACK line (+300 ns) in advance of the time required. A 0 is placed on the XACK line for the duration of the MRDC command. The MRDC signal also enables the output multiplexer enable lines (+300 ns) via the DM8093. This signal also interrupts the clock drive to the ADCs to prevent a change in data output during the remainder of the memory read cycle. A desirable built-in design feature of the ADC for this application might be a clock inhibit or data transfer inhibit operating from the \overline{EN} input. Valid data is present on the data bus (+460 ns) at least 200 ns before it is required. Valid data remains stable until the end of the MRDC command when XACK and data output lines return to their normal high-impedance states.

Data is placed on the data bus in two 8-bit bytes as controlled by the LSB address code. A 0 selects the 8 LSB data, and a 1 selects the MSB data. Two consecutive

memory addresses will then read the entire data word in two bytes. As there are only 12 data bits, zeros are placed on the remaining data lines. For 2s complement binary data coding of \pm input analog signals, the 12th bit would be inverted and extended to the remaining data lines so that signals would appear as valid data to the microprocessor.

Total address decode, control, clock, and output drive logic circuitry is contained in six DIP circuits (only one of 24 pins). To this must be added a code-select header, a reference, and 16 converters. Total power required is 4.2 watts for 16 channels of 12-bit data from ±5 V analog signals of 10 Hz bandwidth (see Table 3). Low Power TTL output drive capability would reduce power drain by 370 mW. Total cost of parts (assuming a future price of \$25/ADC) would run to about \$26 per channel (see Table 4).

Table 3. Power Required, 16-Channel, 12-Bit

		8080	PD (mW) 6800	PACE
16	ADC		3200	
1 – LH0071	Reference		45	
1 - DM74LS132	4 x 2-Input NAND Schmidt		60	
1 - DM74L154A	4:16 Decoder		24	
1 – DM8131	6-Bit Comparator		250	
1 DM8093	4 x Buffer	170		
or 1 – DM8099	6 x NAND Buffer		175	
or 3 – DM8097	6 x Buffer			975
2 – DM8123	4 x 2-Input MUX	400	400	
or 1 DM86L13	4 x D-Latch		.00	30
		-		
		4199	4154	4584
	Table 4. Cost of Components, 16	6-Channel, 12-Bit		
			\$ (100s)	
		8080	6800	PACE
16	ADC		400.00	
1 – LH0071	Reference	-	5.00	•
1 - DM74LS132	4 x 2-Input NAND Schmidt		2.00	
1 - DM74L154A	4:16 Decoder		2.46	
1 – DM8131	6-Bit Comparator		2.56	
1 - DM8098	6 x Inverter	1.65		
or 1 – DM8099	6 x NAND Buffer		1.70	
or 3 – DM8097	6 x Buffer			5.55
2 - DM8123	4 x 2-Input MUX	2.56	2.56	
or 1 - DM86L13	4 x D-Latch			1.28
		416.23	416.28	418.85
			≈ \$26/Channel	

For other μ C systems, the logic will change slightly. Figure 9 shows the logic section of the DAU of Figure 7 modified as necessary to interface with the 6800 μ C. The 6800 timing and control signals are shown in Figure 10. With the 6800, the address information, the valid memory address VMA signal, and the read/write W/R signal all come up approximately simultaneously and remain for about one clock period of 1 μ s (min.). The data need not appear on the data bus until 100ns thereafter. The valid address decoding is accomplished

by ANDing the VMA and R/W signals together in a TRI-STATE 2-input AND gate. When enabled by the comparator output, this gate returns a READY signal to the μC and enables the output multiplexers. The appropriate data byte is selected by the LSB address bit as with the 8080 system. The necessary 10 ns data hold time is provided by the ADC and output multiplexer disable delays. The remainder of the DAU is identical to that of Figure 7. Cost and power required are also similar to those of the 8080 system interface.




FIGURE 9. 16-Ch, 12-Bit Parallel-Conversion DAU for 6800




FIGURE 10. Timing and Control for 6800

PACE Interface

Figure 11 shows the logic section of the DAU of Figure 7 modified to interface with a PACE μ C. The PACE timing is shown in Figure 12. Since the PACE μ C has but a single address/data bus, address latches are required for address decoding. The DM8131 address comparator contains output latches, but the DM74L154A 4:16 decoder does not, so a quad latch is inserted ahead of the 4:16 decoder. The latches all set on the rising edge of the NADS signal provided by PACE during the time that address information is on the bus, and drop out on the next NADS signal. Comparator output applied to gate the 4:16 decoder provides an enable ADC signal lasting until the falling edge of the next NADS pulse. The IDS signal ANDed with the comparator output enables the TRI-STATE output buffers and inhibits the clock. An additional MSB inverter would be needed for ± analog signals in order to provide the 2s complement code. Total address decode, control, clock, and output drive circuitry is contained in seven DIP packages, one more than required for the 8080 system interface. Total power and cost are comparable to those given for the 8080 system interface.

ADC CHARACTERISTICS

The ADC for use on a parallel-conversion DAU must contain TRI-STATE output data latches. Otherwise it may be conventional. The MM5357 was designed for direct connection to a data bus, therefore it contains the necessary output latches. At this writing there are other ADCs with the TRI-STATE output latches appearing on the market, and more can be expected. The MM5357 is nearly ideal for use in an 8-bit parallel-conversion DAU. It would be even more suitable to this use if it were a tracking converter, and the polarity of its enable input and of its data output were of opposite polarity. The data polarity is of lesser importance as the bus drivers probably needed may as well be inverting as non-inverting except for common usage. The enable polarity should match the decoder output to obviate the need for 16 inverters (3 logic packages, though of little cost). See the later discussion of ADC hardware for additional thoughts on this subject.

This parallel-conversion data system has data bandwidth limited to about 10Hz for 8-bit SAR converters, but may be increased to 150-300Hz with 8-bit tracking




FIGURE 11. 16-Ch, 12-Bit Parallel-Conversion DAU for PACE




FIGURE 12. Timing and Control for PACE

converters. 12-bit data bandwidth will be 1/16 that of the 8-bit systems. On the other hand, no S&H module is required. Data rates could be considerably increased if S&H modules were added to each channel; however, costs per channel would more than double. For use with S&H modules, SAR logic converters would be faster than tracking types, allowing data bandwidths of over 600 Hz/channel for 12-bit data.


MULTIPLEXED DATA ACQUISITION UNIT WITH MEMORY

A multiplexed data acquisition system containing memory is probably the most cost-effective way of providing an immediate data-access interface to processors. The processor may address the peripheral data-acquisition unit to obtain immediate data without entering a wait mode, just as if it were accessing main memory. Latest valid data is always present within the DAU memory which is updated at a rate determined by the channel multiplexer rate and ADC conversion speed. There is no need to write subroutines into processor software or firmware to address and request data from the peripheral, resume its assigned processing task while

watching for a flag set by the peripheral indicating that data is ready, and returning to accept data from the peripheral.

The multiplexed DAU with memory shown in Figure 3 takes care of routinely updating its memory by sequentially sampling each data channel, digitizing the channel signals, and writing data into its self-contained memory. When the DAU is interrogated, the sequential process is momentarily interrupted, the RAMs are addressed by the processor, and data is read out to the data bus. The memory can be three each DM8599 16x4-bit RAMs. These have TRI-STATE outputs, so can connect directly to the data bus. Note that the RAM inverts the data bits from the ADC. The RAMs are available in low-power TTL to drive a lightly loaded data bus, or they are available in Schottky versions for driving higher speed systems. In fact, almost the entire logic system could be realized in Schottky circuits, which should allow interfacing even the new fast bipolar μCs without a wait cycle.

The MUX sequencing circuits are shown in Figure 13. When the μC is not accessing memory on the DAU, the 16 data channels are scanned in continuous sequence.




Data on each channel is sampled and held in the S&H module while the ADC converts the analog data to digital. At the completion of conversion, the digital output of the ADC is written into the RAMs before the multiplexer selects the next channel. The timing and sequencing of channels is accomplished with a 4-bit binary (÷ 16) counter and three one-shot pulse generators. Where one-shots are undesirable, an alternate approach using shift register timing could provide the same function. A valid address output from the address comparator switches the RAM address input from the ÷16 counter to the address bus input, thereby addressing the RAM to the desired channel for data readout. If the data conversion sequence is in the memory write condition, the gate applied to WE prevents switching the MUX to the address bus or returning an XACK signal until the memory has been loaded. Thereupon, the sequence is interrupted as outlined above. The interruption of the sequence lasts for about 1300ns (8080 system) while the address is valid.

The sequential data conversion cycle is shown in the timing signals of Figure 14. The conversion-complete \overline{CC} output of the ADC triggers a one-shot to generate a 200ns memory write pulse. The trailing edge of this pulse advances the address \div 16 counter to the next channel and triggers a second one-shot to produce a $10\mu s$ sample period. At the completion of the sample period, the S&H goes into hold mode and a third one-shot generates a $3\mu s$ start conversion \overline{SC} pulse. When the DAU is in the command read mode, a 0 appears at B

trigger input to the first one-shot. If a \overline{CC} signal occurs during the time the 0 is present on the B input, the one-shot will not be triggered until the B input returns to a 1.

An alternate sequencing circuit without one-shot circuits is shown in Figure 15 with timing relationships in Figure 16. It makes use of a shift register and exclusive-OR gates to generate the gates needed to write into memory, sample and hold, and start conversion. The ADC clock is generated at twice the desired clock frequency and divided by 2 in a D flip-flop. In this manner, the minimum gate width is 1/4 of the ADC clock period (620ns in this example). The CC signal is clocked into a D flip-flop with a delay of 620ns. The delayed output clears the shift register (SR) and is clocked into the SR after an additional 620ns delay. An exclusive-OR of the SR input and Q1 output generates a 620 ns gate to write data into the RAMs. The trailing edge of this $\overline{\mathsf{WE}}$ gate clocks the \div 16 counter to advance the MUX and RAM address to the next channel. Exclusive-ORing of SR Q1 and Q7 produces an $8.75 \mu s$ sample gate. (If the acquisition and settling time of the S&H is greater than $8.75\mu s$, additional circuit complexity is required.) Exclusive-ORing of Q7 and Q8 produces a synchronized 1.25 µs gate to start the ADC. This circuit may not be the most versatile or elegant for the purpose. For those applications with longer S&H acquisition times or other requirements, some alternate circuit may be designed if that of Figure 15 is unacceptable.



The μ -computer interfaces shown in Figures 17 and 18 are similar to that of Figure 5. The PACE interface is seen to be slightly less complex than that of Figure 17 for 8-bit data-bus machines. A single DAU card with plug-in or strap options could be built to interface any of the three μ Cs considered. Such a universal circuit is shown in Figure 19. This circuit also includes an option to provide binary output for unipolar analog signals or complementary binary output for ± signals. In the case of binary output, the 13-16th data bits are set to 0. In the case of complementary binary, the sign bit is

The total dissipation is 3.5 watts and cost is \$11 per channel as shown in Table 5. Both are only slightly greater than those for the conventional DAU.

extended to the 13-16thdata bits for valid recognition by

The ADC desired for this application is similar to the conventional ADC except that the ADC data output should be complementary to compensate for the data inversion within the RAMs. The AD1210 or AD1200 are thus ideal choices for an ADC in the multiplexed DAU with memory.

CONVERTER CHARACTERISTICS

Each approach to the DAU requires different characteristics of the ADC. Table 6 summarizes the requirements for each of the three DAU types. The sequential or addressed DAU types require similar ADCs. If the conventional addressed DAU must utilize bus drivers, the desired ADC characteristics are identical to those for the sequential DAU with memory. Only the parallel-conversion DAU is seen to require buffered TRI-STATE output latches.

By far the most important characteristic of an ADC for use in a parallel-conversion DAU is that it have buffered TRI-STATE output latches. It is desirable that it also have the other characteristics checked in Table 6. Items 1 and 2 are by far the most important of the desired characteristics. The need for item 1 has been discussed. TTL compatible control and data signals are desirable so that TTL-MOS and MOS-TTL interface buffers are not required between the ADC and the rest of the system. Dual output strobing makes it possible to wire-OR interface directly to an 8-bit data bus or to use only an 8-line buffer without the need for the output multi-




FIGURE 17. Address Comparator and Control for 8080 (6800)




FIGURE 18. Address Comparator & Control for PACE

16




FIGURE 19. Multiplexed Immediate-Data-Access DAU

Table 5. Power & Cost, 16-Channel, 12-Bit Sequential with Memory

		PD (mW)	\$ (100s)
1 –	16-Channel MUX	300	. 19.55
1 –	S&H	500	74.50
1 –	ADC	600	40.00
1 – LH0070	Reference	45	5.00
3 - DM8599	256-Bit RAM	1200	15.36
1 - DM8097	6 x Buffer	325	1.65
1 - DM8131	6-Bit Comparator	250	2.56
1 - DM81L23	4 x 2-Input MUX	20	2.00
1 - DM74LS27	3 x 3-Input NOR	17	3.00
1 - DM7402	4 x 2-Input NOR	55	.35
1 - DM74L32	4 x 2-Input OR	12	.64
1 – DM86L93	÷16 Counter	25	2.11
2 - DM74LS221	2 x One-Shot	60	6.00
1 - DM74LS132	4 x NAND Schmidt	60	2.00
1 – DM86L13	4 x D-Latch	30	1.28
		3500	176.00
		,	\$11/Channel

plexers shown in Figure 5 et. al., although a separate buffer is required in most systems. Tracking operation provides the higher speed useful in a conversion circuit without an S&H. Inhibiting data transfer to output data latches when the output is enabled prevents changing the output code while data is being read from the data bus. This function can be accomplished with an external gate, but could be convenient if handled within the ADC logic. Straight binary (not complemented) output is desired for all μC interfaces (except the 8080 when operating with Intel system bus drivers and receivers). As it may be necessary to add TRI-STATE line drivers to drive the data bus, data inversion can be handled by inverting buffers when required. The availability of both Q and Q outputs on the MSB simplifies data readout as binary or 2s complement without adding an external inverter. Table 6 has been arranged in the approximate order of preference for parallel-conversion DAU use; the preference will be different for multiplexed data.

The National MM5357 is the choice for an 8-bit ADC having buffered TRI-STATE output latches and TTL compatibility when converting ±5 or 0-5V analog inputs. If converting 0-10V inputs, it becomes 10V CMOS compatible. Several monolithic ADCs of 8 to 12 bits have been announced. These monolithic converters and future versions of them promise to bring converter prices down to a level which will make parallel-conversion economically feasible. Several hybrid converters have also been announced with attractive prices; however, it is the monolithics which promise the lowest ultimate cost. Features of several of these new products are compared in Table 7. Although only the MM5357 and the AD7550 are suitable in present form, their prices and characteristics show that the desired attributes are and will be possible at the needed prices.

The future ADC most suited for use in a parallel-conversion DAU might appear as in Figure 20. This

Table 6. Desired A/D Converter Characteristics

	Parallel Conversion	Sequential w/ Memory	Addressed w/o Memory
Buffered TRI-STATE Output Data Latches	x .		?
TTL-Compatible Control & Data Signals	х	x	x
Dual Output-Enable (Bits 0-7 & Bits 8-11)	×	•	x
Counter Logic	UP/DN	SAR	SAR
Internal Comparator	×	x	x
Both Q & Q Outputs on MSB	×	×	x
Binary Output Polarity	Data*	Data	Data*
Busy Output (TRI-STATE w/ Enable)	?		x
Internal Clock		x	x
Continuous Recycle when CC = SC	X .		
Inhibit Data XFR to Latches when Enabled	x		

^{*} Unimportant if Buss drivers used

Table 7. Low-Cost Monolithic and Hybrid ADCs

Table 7. Low-Cost Monolithic and Hybrid ADCs					
	National MM5357	Analog Devices AD7570L	Teledyne 8702	National AD1210 (Hybrid)	Analog Devices AD7550
Number of Bits	8	10	12	12	13
Cost (in 100s)	\$7.95	\$69.00 (1-49)	\$29.50	\$24.95	\$25.00
Conversion Method	Potentiometric	R-2R	Differential Charge Balancing	R-2R	Integrating
Logic Type	PMOS SAR	CMOS SAR	CMOS Integrating	CMOS SAR	CMOS Quad Slope
Conversion Time	25μs	20μs + Comp. Settling	20 ms	130 μs	40 ms
Logic Interface at 5 V Analog Sig. 0-10 V	TTL CMOS	TTL TTL/CMOS	TTL TTL	TTL CMOS	TTL TTL/CMOS
External Circuits Required	Ref + Clock	Ref + Comparator	Ref	Ref + Clock	Ref
Output Buffered Latch?	Yes	No	Yes	No	Yes
TRI-STATE Output?	Yes	Yes	No	No	Yes
Separate Output Enables?	NA	Yes	Not Strobed	No	Yes
Output Code	Inverted	Normal	Normal	Inverted	2s Complement
Power Dissipation	170mW Dynamic	10 mW Standby + Dynamic + Comparator	20 mW Dynamic	140 mW Dynamic	10 mW Dynamic




FIGURE 20. Tracking ADC for Parallel-Conversion DAU

design meets all the goals of Table 6. It could run at a clock rate of 0.25-1 MHz (1-4 µs conversion time) because it is a tracking converter, it contains TRI-STATE buffered output data latches, the separate high and low bit-enable lines allow two-byte operation of an 8-bit data bus, the output latches will not change state when the output is enabled, and the \overline{CC} and \overline{SC} terminals may be strapped for continuous conversion without missing a clock period. An 8- or 10-bit converter and possibly a 12-bit converter of this type could be built on a single chip without much difficulty. If not, a hybrid or two-chip design is practical. Where speed is not of importance, monolithic 10- or 12-bit converters can be built with integrating or voltage-to-frequency conversion techniques. The integrating technique possibly allows the greatest accuracy with the least circuitry, and is a prime contender for the application. As the integrating ADC utilizes both linear and digital circuits. it is normally of multi-chip design. However, as technology advances, it will become increasingly practical to produce the low-drift, low-offset amplifiers, integrators, and current sources required of a 12-bit ADC on a single reasonably small chip along with the necessary logic.

A two-chip approach would likely be the choice today. We will certainly see some of these desired design features appearing on ADCs in the near future.

As far as ADCs and DACs are concerned, the entire makeup of their internal logic sections is different from that of conventional converters of today (except for the MM5357 and AD7550). Tables 6 and 8 outline the desired characteristics of ADCs and DACs for parallel-conversion and multiplexed systems. Figures 20 and 21 indicate the logic required. The ADC of Figure 20 is suitable for relatively high speed data acquisition without S&H circuits, while that of Figure 21 is suitable for slowly varying data only.

DATA DISTRIBUTION SYSTEMS

Until now, the discussion has centered entirely around the data acquisition end of the system. At first thought, the data distribution may seem almost trivial. However, there is still the address recognition and decoding plus the control functions. The conventional data distribution unit (DDU) has used a single DAC, a multi-channel analog demultiplexer, low-pass filters and possibly S&H

Table 8. Desired D/A Converter Characteristics

	Parallel Conversion	Multiplexed System
Hi-Z Digital Input Circuits	×	X
Strobed Data Input Latches	×	×
Dual Input Data Strobes (Bits 0-7 & Bits 8-11)	x	×
Optional Internal Inversion of MSB	×	×
Internal Output Amp & FB Resistors	×	?
Internal Reference	?	x
Dual Input Data Strobes (Bits 0-7 & Bits 8-11) Optional Internal Inversion of MSB Internal Output Amp & FB Resistors	x x	x x ?




FIGURE 21. V-F ADC for Parallel-Conversion DAU

circuits on each channel reconverted to analog form. Such a system could benefit from a DAC with input data latches and separate (double-byte) input gating or strobing controls while a parallel-conversion DDU has even more need of these input characteristics.

The parallel-conversion DDU shown in Figure 22 would, if constructed with available DACs, require 12-bit input data latches ahead of each DAC. The characteristics desired of a DAC for this use are listed in Table 8. High impedance digital inputs prevent loading the data bus while a strobed input data latch allows entering data only in the addressed DAC and holding it until updated (thus performing the function of DAC and S&H). Separate input data strobes for low and high bits are used for the same reason as with the ADC, for alternate enabling on successive input data bytes. Figure 23 outlines the desired DAC for use in a parallel-conversion DDU.

The DDU address decoding and complexity is similar to that of the DAU. Input data strobing separated as 8 LSB and the remaining MSB is an advantage when used on 8-bit data bus systems. The cost per channel is essentially that of the DAC used. Likewise, for power dissipation. Practicality will be entirely dependent on ultimate cost of the converters. Advantages over a demultiplexed system are that only minimal output filters are required and that an output amplifier per channel is not required (already exists in each DAC).

CONCLUSION

Each type of DAU described exhibits unique advantages as indicated in the comparisons of Table 9.

Further reduction in the costs of monolithic converters will make the parallel-conversion type of DAU attractive where low-speed data is handled. For 8-bit data, this

type of DAU is extremely attractive at this time because the DAU cost per channel is essentially that of an ADC which is as low as \$8 in lots of 100.

It would seem that the multiplexed DAU with memory exhibits all of the advantages of the conventional random-addressed DAU plus all those of the parallel data conversion DAU except that the data in any specific channel may be older. Offsetting this single comparative lower power requirements, and no requirement for special ADCs with buffered output latches. The multiplexed approach with memory is only slightly more complex or costly than a standard DAU, yet it brings the great advantage of high-speed immediate data access with significant cost savings over the parallel conversion technique.

Although the character of an ADC or DAC used in a parallel-conversion data system differs markedly from those used in the usual multiplexed data system, the processor interface requirements are similar or identical. The sense of μ C bus control signals is of relatively minor importance so long as they are standardized among the several μ C units available. Positive-true data and address signals are possibly a slight advantage over zero-true signals when TRI-STATE circuits are used. For the multiplexed system described, data inversion through the RAM would suggest the advantage of complementary binary output data from an ADC.

Conventional ADCs and DACs available today (except the MM5357 and AD7550) do not have the characteristics needed for parallel-conversion systems. However, this picture is changing as more units are designed for direct data bus interface. Fortunately, however, the multiplexed DAU with memory does not require the bus oriented type of ADC. There is at least one available DAC which includes the dual-strobed input data latches suggested for direct data bus interface; I would expect to see others appearing in future designs, both monolithic and hybrid.




FIGURE 22. Parallel-Conversion DDU for 6800 or 8080




FIGURE 23. DAC for Parallel-Conversion DAU

Table 9. Comparison of Three Types of DAU

Features of DAU 16-Channel, 12-Bit	Conventional Random-Addressed	Parallel-Conversion Without S&H	Multiplexed With Memory	
Approx. Component Cost (100s) (based on a \$25 ADC)	\$9.38	\$26	\$11	
Approx. Power Dissipation	2.8W	4.3W	3.5W	
Data Bandwidth/Channel $t_{CONV} = 50 \mu s$ t_{ACQ} (S&H) = 10 μs	200 Hz	10 Hz (tracking: $t_{CONV} = 4\mu s$)	200 Hz	
Data Access Time	60 μs	$< 0.5 \mu s$	< 0.5 μs	
Software	60 µs delay or subroutine and return on flag	as memory access	as memory access	
Logic Interface Complexity	9 DIP	6 DIP	13 DIP	
No. of IC Packages				
ADC Requirement		TRI-STATE buffered output data latches		

RMS Converters and Their Applications

National Semiconductor Application Note 180 John T. Lee **Hybrid Special Products** February 1977



Introduction

A true RMS converter is a device which converts a signal (DC, AC, AC+DC) to its equivalent DC heating value. These devices are useful in fundamental measurements of virtually all waveforms.

SOME BASICS ABOUT RMS CONVERTERS

I What is the RMS Value of a Waveform?

The Root Mean Squared (RMS) value of a waveform is a fundamental measurement of that waveform: it is a measure of the waveform's heating value when applied to a resistor.

A fundamental theory of Fourier Analysis states that any periodic function may be represented in a trigonometric series. This series is a sum of sinusoidal components having different frequencies and amplitudes. These components are all multiples of the fundamental frequency. Thus, for a periodic function, the power content (also its mean-squared value) in the period T is defined to be:

mean square value =
$$\frac{1}{T} \int_{-T/2}^{T/2} [f(t)]^2 dt = \sum_{n=-\infty}^{\infty} |Cn|^2$$

where the Cns are the complex Fourier coefficients of the function. It is seen that if f(t) is a voltage or a current waveform, then the mean square value represents the average power delivered by f(t) to a 1 ohm resistor. Summing its discrete components, one can obtain the power content of the signal. A graph of these components vs frequency is known as a power spectral density plot.

The RMS value is defined to be:

RMS =
$$\sqrt{\frac{1}{T}} \int_0^T [f(t)]^2 dt$$

Thus, one can see that the RMS value is just the square root of the mean square value.

Since the mean square value of a periodic function is the sum of the mean square value of its discrete harmonics (without regard to their phases) it is seen that any signal with the same mean square value (thus RMS value) will dissipate the same amount of energy, over a period, in a resistor.

Whereas periodic signals may be completely described by their amplitudes, phases, and frequencies, random signals are those where future behavior cannot be predicted. Random signals may only be described by quantities such as the RMS value, power spectral density, and probability distribution. If for a random signal there exists a statistical value such as the RMS that is independent of time, then this signal is said to be stationary. The RMS value of any stationary zero mean random signal is equal to the standard deviation of the signal.

Whereas periodic signals have a discrete power density spectrum, random signals have a continuous spectrum. The RMS value of a random signal may be defined to

$$RMS = \sqrt{\frac{Lim}{T} \cdot \int_{0}^{T} f(t)^{2} dt}$$

For a random signal, then, it is necessary to break the signal up into many narrow bands in order to investigate its power spectral density.

II. Why RMS Converters? Why Not Average Detect?

Since the mean square value (hence RMS) measures the power content of a signal, it provides a universal scale of measurement. An RMS measurement will give the intensity of a random phenomenon when averaged over a time interval. Besides periodic signals, phenomena such as acoustic noise, electrical noise, and mechanical vibration may be characterized. It is seen that instruments that read RMS values would be highly desirable.

Until recently, due to the high cost of RMS converters, most AC voltmeters did not read the RMS value of a waveform. Instead, they were average reading and RMS calibrated. This is done by taking the Mean Averaged Value (MAV) and multiplying by a factor of 1.11. This calibration is accurate only for measuring sinewaves. However, if the signal is not a pure sinewave, this type of instrument could lead to great errors. For example, such meters would read about 11% low on gaussian noise and about 11% high on symmetrical square waves. Note that if one knew beforehand that the waveform to be measured consisted of symmetrical square waves the meter could be calibrated accordingly. However, this meter would hardly be useful for anything else. Also, since many signals may change waveform during measurement, it would be impossible to try to calibrate the meter.

An example of a varying waveform would be the output of a ferroresonant line voltage regulator. The waveform could change from a sinewave to a square wave; when the output is a sinewave the average type meter would read correctly, however when the output is a square wave the meter would read in error of as much as 11%.

Another example would be the voltage from an SCR controlled circuit. An averaging meter would read correctly only during 180° condiction angle; it would read in error of 51% at 45° conduction angle.

Yet another example would be the output of an audio system during intermodulation testing. The true RMS value is insensitive to the ratio of frequencies, while the average value is highly sensitive to this ratio. Table I compares normalized readings between RMS and average detecting type meters. It is seen that whenever a waveform other than sinusoidal is to be measured, an RMS type meter should be used.

Table I
A Comparison of RMS and AVG Detecting Type Meters

Waveform		RMS	AVG
Sine		1	. 1
SCR Cond 4	180° 90° 45°	1 0.707 0.301	1 0.5 0.15
Gassian Noise	9	δ*	0.89δ*
Zero Based Pulse Train	10% duty cycle 1% duty cycle	A/√10 A/10	A/10 A/100

* & = standard deviation = RMS value

TABLE I. A Comparison of RMS & AVG Detecting Type Meters

III. What Kinds of RMS Converters Are There?

There are basically three methods of RMS measurements:

- Thermal. This method is achieved by converting an unknown voltage or current into heat in a known value of resistance.
- 2. Direct Computing. From the definition of RMS,

$$RMS = \sqrt{\frac{1}{T} \int_0^T f(t)^2 dt}$$

we can see that the RMS value may be determined by first squaring the waveform, then averaging it, and then taking the square root. This method is illustrated in Figure 1.




FIGURE 1. Direct Computing Type RMS Converter

Implicit Computing. This scheme is similar to the second one with the square root performed by feedback and the squaring done by log method. This method is illustrated in Figure 2.




FIGURE 2. Implicit Computing Type RMS Converter

Of the three methods mentioned above, the Implicit Computing method is by far the most desirable — since a converter of this type can achieve great accuracy, wide bandwidth, high dynamic range, and low cost. The LH0091, National Semiconductor's true RMS converter, is such a unit.

SPECIFICATIONS

An ideal RMS converter would have infinite crest factor response, infinite bandwidth, and no errors due to conversion. Since this is not yet an ideal world, the performance of a practical converter will be discussed.

A practical converter should have sufficient bandwidth to respond to the entire spectrum of the measured signal; it should also have adequate crest factor response and accuracy to meet the particular application. Thus, these are important characteristics of an RMS converter.

1. Crest Factor. Crest Factor is the péak signal value divided by the RMS value. In general, the higher the crest factor a signal has, the higher the conversion error will be for a converter. This is due to internal circuit limitations. However, most signals encountered in measurement do not have high crest factors. For example, sinewaves have a crest factor of 1.414; triangular waves have CF of 1.73; for an SCR output, the CF varies from 1.414 to 3 as power output varies from 100% to 10%. One of the few waveforms which has high crest factor is noise; however, the crest factor of common noise is 3 or less for 99.7% of the time. The probability of a gaussian noise having a crest factor greater than 4 is 0.01%.

A zero based pulse train is one of the rare waveforms which can have very high crest factors; such a pulse train with a 1% duty cycle will have a crest factor of ten. Using the high crest factor connection, the LH0091 will respond to signals with crest factor of 10 with typically no more than 0.2% error.

2. Accuracy. The accuracy of a converter is in reality its conversion error. Error is the amount by which the actual DC output differs from the theoretical value. It is customary to define error as a sum of a fixed offset term and a percent of reading term. For the LH0091, both the unadjusted and the adjusted total errors are specified; they are 20 mV ± 0.5% and 0.5 mV ± 0.05% respectively.

- 3. Frequency Response. The frequency response of a computing type RMS converter has an upper and a lower bound; on the low frequency end, it depends on the size of averaging capacitor; on the high frequency end, it depends on internal circuitry. Since this type of converter uses an RC filter for averaging, the RC time constant is critical for low frequency response. The RC time constant should be much greater (10 times or more) than the period of the lowest frequency component of the signal. For the LH0091, the RC time constant is simply the product of a $10\,\mathrm{k}\Omega$ resistor and the external capacitor. Low leakage capacitors should be chosen.
- 4. Frequency for Specified Adjusted Error. This is the frequency below which the output will maintain the adjusted accuracy (specified for sinewaves). For the LH0091, the device will maintain the adjusted accuracy to 70 kHz, typically, for a 7 Vrms input.
- 5. Frequency for 1% Additional Error. This is the frequency below which the device will have an additional error of less than 1% of the initial reading (midband). This is also specified for sinewaves. This frequency is typically 200 kHz for a 7 Vrms input with the LH0091.

APPLICATIONS

RMS converters may be used in measurement of virtually any waveform. The examples below are only a few of the many possible applications.

A. Spectrum Analysis

Spectrum analysis is useful in characterizing random phenomena, identifying sources of mechanical vibration and noise. It is also used in characterizing the energy content of a signal. The RMS converter may be used in such an application.

As shown in Figure 3, the signal is passed through a tunable bandpass filter, and then it is read by the RMS converter. The output from the RMS converter represents the energy content in the narrow band of frequencies. If this procedure were repeated many times (each time changing the center frequency of the filter) we would have the power spectral density of the signal.



FIGURE 3. Application of the RMS Converter in Spectrum Analysis

B. Total Harmonic Distortion Meter

A simple and low cost total % harmonic distortion meter is shown in Figure 4.




FIGURE 4. Total Distortion Meter

It is seen that the amplitude of the signal from which the fundamental has been rejected is divided by the amplitude of the composite signal; thus the output is a measure of total harmonic distortion.

C. Noise Meter

A complete noise meter is shown in Figure 5. Note that this meter will indicate the total noise within the frequency band of interest. However, if a tunable filter were added, one could plot the noise spectrum of the environment, thus being able to identity the sources of noise.



FIGURE 5. Noise Meter

D. Current Measurement

A current meter capable of measuring complex current waveforms is shown in Figure 6. Note that since the RMS converter is used, virtually any current waveform may be measured. Examples of such current waveforms are pulse train, SCR, and noise.




FIGURE 6. Current Meter

E. DVM AC Interface

Another application of the RMS converter would be an AC interface to a DVM. With such an interface, a DVM may be used to measure complex signals. Since most computing type RMS converters have relatively low input impedance, a buffer should be added as shown in Figure 7.




FIGURE 7. DVM AC Interface

16

F. Random Vibration and Noise

Random phenomena, such as random vibration and electrical noise, may be described only by such quantities as RMS, power spectral density, and probability distribution of magnitudes.

The spectral density of a wide band random signal is defined to be the mean square value of the signal per unit bandwidth. It is seen that we can obtain a kind of spectral density by dividing the RMS value (band limited) by the square root of the noise bandwidth, where:

noise =
$$E/\sqrt{\Delta f}$$
 volts/Hz^{1/2}

The result can be interpreted as simply the RMS noise voltage in 1 Hz of bandwidth. Thus wideband electrical noise may be measured as shown in Figure 8. If the filter in Figure 8 is tunable, then it would be possible to plot the spectral density of the signal.




FIGURE 8. Measurement of Noise

For random mechanical vibrations, an accelerometer and a preamp are added to the circuit. This is shown in Figure 9.



FIGURE 9. Application of the RMS Converter in Random Vibration

G. Ball Bearing and Other Vibrational Failure Monitor

A very interesting application of the RMS converter is in the monitoring of ball bearing and other vibrational failure. A discussion is given on the ball bearing, but the principle is applicable to any vibrational monitors.

It has been found* that a knowledge of bearing geometry is sufficient to enable the prediction of frequency of fault-induced vibration. There are natural frequency formulas relating directly to bearing geometry. When vibration is generated by impact due to defects, the impact frequencies are usually much lower than the natural frequencies are brought to life. An example of this would be a bell of 200 Hz natural frequency being struck several times a second: the corresponding plot of the striking frequency.

It is possible to monitor the fundamental frequency of the outer race. However, it may be necessary to monitor a band of frequencies, depending on the application. If an RMS reading is taken to detect the normal operation level of a new bearing (after a few hours of operation) a safe level may now be set. Thereafter, if the RMS level exceeds the set safe level, an alarm could be triggered. A circuit for such a function is shown in Figure 10. If the bandpass filter is tunable, diagnosis of the failure can be performed.




FIGURE 10. Ball Bearing Failure Monitor

 See Vibration & Acoustic Measurement Handbook, Blake & Mitchell, Spartan Books, 1972 and "Detection of Ball Bearing Malfunction," Inst. & Control, Dec. 1970.

CONCLUSION

In conclusion, it has been found that the RMS converter is a versatile component. Applications range from complex current waveform measurement to ball bearing failure monitor. The examples cited in this note are but a few of the many possible applications.

REFERENCES

Blake and Mitchell, Vibration and Acoustic Measurement Handbook, Spartan Books, 1972.

Fieldhouse, Techniques for Identifying Sources of Noise & Vibration, Spectral Dynamics Corp, San Diego, CA, 1969

Hsu, Hwei P., Fourier Analysis, Simon & Schuster, 1970.

Magrab and Blomquest, The Measurement of Time-Varying Phenomena, Wiley, 1971.

Oliver, Electrical Measurement & Instrumentation, McGraw Hill, 1971.

Pennington, Dale, Basic Shock and Vibration Theory, Endevco Corp., San Juan Capistrano, CA, 1966.

"Detection of Ball Bearing Malfunction," Instrument and Control Systems, Dec. 1970.

16

Digital Telephony and the Integrated Circuit CODEC

National Semiconductor Application Note 215 Jim Smith February 1979



INTRODUCTION

Before beginning a detailed discussion on PCM CODECs (Pulse Code Modulation COders/DECoders), it is important to consider the nature of voice frequency communication and the digital telephone network. This, of course, is the primary application of any PCM CODEC. Basically, a digital telephone network uses switching and transmission techniques that are generally considered appropriate for a digital computer rather than a telephone communications network. High speed digital logic, arithmetic logic units, extensive use of digital memories, etc., are important aspects of digital telephony. But the success and acceptance of digital techniques for switching and transmitting voice signals depends upon the viability of an efficient and cost effective analog-to-digital and digital-to-analog interface. Without such an interface, the message switching telephone network must remain, at least in part, an analog network.

Although patented in 1937 by Alex H. Reeves, (France), PCM was not used commercially until the 1950's. At that time, the Bell System used PCM in a transmission system designed to increase the message carrying capacity of short-haul cables. In this application, where the performance of FDM was considered inadequate, the voice signals were band-limited to 4 kHz, sampled and coded into digital words. These digital words were then time multiplexed with identical signals from 23 additional channels and transmitted over a single transmission cable pair. At the receiving end, the reverse operation took place and to complete a telephone conversation path, a symmetrical circuit arrangement was provided for voice communication in the opposite direction. This entire system was named channel bank and designated as D1. It used cable facilities designated

To the end user, the D1 channel bank system is 24 voice channels at either end of a T1 span and little attention to the channel bank system is necessary. No obvious switching functions are involved, and in fact, the telephone subscriber connected to a central office (CO) via a D1 channel bank is usually not aware of any alterations in the normal services from the CO.

The D1 system and its successors (up to D4) are strictly transmission systems that use digital coding and time division multiplexing to increase short-haul cable call handling capacities. For that application, the important

advantages of PCM are not exploited. The use of PCM in long-haul transmission for noise-free signal regeneration and in switching systems to eliminate electromechanical circuits has never been fully developed because alternative approaches were usually more economical. The advantages of PCM did not appear to warrant its use when compared to the cost.

The trend, however, is beginning to change. The introduction of the integrated circuit CODEC is only the beginning of the "siliconization" of the digital telephone network line interface circuit. This fact and the inherent advantages of PCM telephony have prompted closer examination of digital telephony for all phases of the telecommunications network.

DIGITAL TELEPHONY

A realizable digital telephone network can be configured in several different ways, but basic to any approach is the need to represent the original signal as discrete time samples, the desire to multiplex many signals together to increase the call capacity of switching and transmission equipment and finally, to digitize the time samples so that degradation of the message signal will be eliminated as it is transmitted and switched through several different systems. Although time sampling and digital encoding are usually only performed once for any particular connection, multiplexing can be performed at several different points in the network. In a shared CODEC system, the first level of multiplexing will be analog, usually a pulse modulation technique like pulse amplitude, pulse width or pulse position modulation (PAM, PWM or PPM). This arrangement is necessary because the shared CODEC must convert the time samples of several different channels into a continuous digital bit stream. The time samples of 24 or 30 channels are multiplexed together onto a single wire or hyway and transmitted to the CODEC for coding. Obviously, the complementary procedure is required for decoding. A single channel CODEC arrangement, however, uses a CODEC at each line interface channel. The voice band-limited signal is time sampled and directly converted to a digital signal prior to digital multiplexing with other similar channels. This arrangement eliminates the often troublesome and noise sensitive pulse modulation multiplexing and allows the flexibility of directly interfacing both voice and data channels with the digital network.

Regardless of the CODEC arrangement desired, the concept of representing the original signal as time samples is fundamental to digital telephony. It is this sampling process that allows a continuous analog signal to be digitally coded and time division multiplexed onto a multi-channel transmission and switching hyway. It is, therefore, relevant to present a brief description of the sampling theorem.

Simply stated, a band-limited analog signal that is time sampled at twice the highest frequency in the band of interest will yield regularly spaced samples that contain all of the information of the original signal. It is important to band-limit the input signal because time sampling will cause aliasing of unwanted high frequencies down into the band of interest. Consider, for example, the Fourier transform of a band-limited signal f(t):

$$f(t) = \int_{-1/2T}^{1/2T} F(f)e^{j2\pi ft} df$$

where the bandwidth in hertz of f(t) is equal to 1/2T and the function F(f) = 0 for f > 1/2T or f < -1/2T. Since F(f) is only defined between -1/2T to 1/2T, it can be represented by the Fourier series:

$$F(f) = \sum_{n = -\infty}^{\infty} C_n e^{j2n\pi ft}$$

for -1/2T < f < 1/2T. The coefficients in this summation are defined by:

$$C_n = \int_{-1/2T}^{1/2T} TF(f)e^{-j2n\pi fT} df$$

Comparing this to the original Fourier transform for f(t), it is clear that the constant C_Π represents the value of f(t), times a constant, at T intervals:

$$C_n = T f(-nT)$$

Time samples of f(t), C_{n} , taken at twice the highest frequency in the passband, will represent the original signal f(t) times a scale factor. Substituting C_{n} back into previous formulas yields:

$$f(t) = \sum_{n=-\infty}^{\infty} f(nT) \frac{\sin \pi/T (t-nT)}{\pi/T (t-nT)}$$

The time samples, taken T seconds apart, can be reconstructed into the original function f(t) if they are passed through an ideal low pass filter [impulse response h(t)] with gain T and bandwidth 1/2T hertz.

$$h(t) = \frac{\sin \pi/T t}{\pi/T t}$$

In telephony, the frequency band of interest is 300 Hz to 3 kHz. To allow worldwide transmission of digital telephone signals, the 8 kHz sample frequency has been established as an international standard. This allows a signal bandwidth of DC to 4 kHz to be repre-

sented by time samples taken every 125 µs. Although the time sampled signal could now be multiplexed with other similar signals, it is more appropriate to consider the single CODEC approach of encoding to the digital PCM format before any time division multiplexing (TDM) is performed.

PULSE CODE MODULATION

Standard PCM telephony uses one of two non-linear transfer characteristics to compand the time sampled analog input signal into a compressed range of 8-bit digital output words. The reasons for companding are simple. The amplitude probability distribution of telephone message signals is not uniform. There is a heavy concentration of small amplitude signals where a relatively low distortion level would be required to insure an adequate signal-to-quantizing distortion (S/D) ratio. Secondly, the dynamic range of the signals encountered in a typical telephone message may span 40 dB. A uniform CODEC - one that does not compand input signals into a compressed output range - would experience an S/D ratio degradation of 40 dB for weak signals as compared to strong ones. Since low level signals need low level distortion and high level signals can tolerate higher levels of distortion, it would be desirable to devise a digital coding scheme that provided a constant S/D over a wide dynamic range. PCM is such a scheme.

As mentioned earlier, two coding characteristics are in general use today. The first, named μ -255, is used in North America and parts of the Far East while the second, the so called European A-law, has been adopted by most of the remaining countries in the world. The goal of attaining a constant S/D performance over a wide dynamic range means that distortion levels must be proportional to signal amplitude for all signal levels. This implies the use of a logarithmic compression law modified to overcome the mathematical difficulties of using a true logarithmic transfer function. The μ -law, normalized for a coding range of ± 1 is defined as:

$$F(x) = \operatorname{sgn}(x) \frac{\ell \operatorname{n}(1 + \mu \mid x \mid)}{\ell \operatorname{n}(1 + \mu)} \qquad -1 \le x \le 1$$

where μ is generally set equal to 255. The A-law characteristic, again normalized for a ± 1 coding range, is defined as

$$F(x) = sgn(x) \frac{1 + \ln A |x|}{1 + \ln A} \qquad \frac{1}{A} \le |x| \le 1$$

$$F(x) = sgn(x) \frac{A \mid x \mid}{1 + \ell nA} \qquad 0 \le |x| \le \frac{1}{A}$$

where A is generally set equal to 87.6.

The definitions for the μ and A coding laws define smooth curves. In practice, however, these laws are usually implemented as piecewise linear approximation transfer characteristics. One such approximation for the μ -law characteristic is comprised of 15 linear segments centered about the origin of the transfer curve (Figure 1). The first segment, which passes through the origin, contains 32 uniform steps corresponding to 32 digital code words, 15 positive, 15 negative and two codes for

zero. Here is where a primary difference between the μ and A-laws occurs. While μ -law defines two codes for zero volts and is best described as having a midtread zero point, the A-law defines no code for zero, a mid-riser condition (*Figure 21*). The two zero codes of the μ -law characteristic actually represent one normal step that is divided into two half-steps by the y-axis of the transfer curve. These half-steps represent the lowest resolvable signal of the μ -law characteristic. The next two linear segments, one positive and one negative, each contains 16 uniform steps, but the step size or

difference between voltage outputs for each incremental change of the input digital word will represent a two-fold change in output voltage when compared to the same incremental change in the first segment. Thus, the "graininess" of the transfer characteristic has doubled. This process of doubling step size with each higher segment continues until the step size in the final two μ -law segments is 128 times larger than the step size in segment one. This arrangement provides 255 discrete output voltages, 127 positive, 127 negative and zero volts.





FIGURE 1. u-Law Transfer Characteristic (Exact and Piecewise Linear Approximation Characteristics)



If all steps of the piecewise linear approximate μ -law characteristic were normalized to the lowest resolvable step, the first 1/2 step, there would be 8159 positive and 8159 negative normalized steps in the entire transfer curve. This is equivalent to a low level resolution that could only be matched with a 13-bit linear coding characteristic and a dynamic range of approximately 78 dB. Of course, companding will mean a lower resolution at the higher signal levels (only the equivalent of 6 bits in the last segments). However, this μ -law characteristic does yield an S/D ratio that is nearly constant for approximately 40 dB.


The A-law companding characteristic can be approximated in piecewise linear fashion by 13 linear segments centered about the origin of the transfer curve. Again, the first segment is centered on the origin but unlike the μ -law approximation, this first segment contains 64 uniform steps corresponding to 64 digital codes. Thirty-two of the codes represent positive voltage values and 32 represent negative values. No codes, as mentioned above, are reserved for zero volts. As with the 15-segment μ -law characteristic, the step size doubles for each higher linear segment until the step size in the last positive and negative segment is 64 times larger than the step size of the first segment. Normalizing all step sizes to the smallest step would generate a total of 4096 normalized steps, 2048 positive and 2048 negative. This is a low level linear resolution of 11 bits diminishing to 5 bits in the last segments. The approximate dynamic range of the piecewise linear A-law characteristic is 66 dB. S/D ratio is relatively constant for 30 to 35 dB.

PCM transmission speeds are controlled by two variables, the number of transmitted bits per sampling period

(called a frame) and the period of the sampling signal. The generally accepted length of a single PCM word is 8 bits. Because sampling is performed at an 8 kHz rate, the period of the sampling signal is 125 μ s. A single PCM channel must transmit 8 bits of digital information every 125 μ s. This is a transmit (or receive) frequency of 64 kHz. Twenty-four channels would normally require a 24 times increase in the single channel frequency but the Bell System uses a multiplex scheme that combines 24 8-bit PCM words with one framing bit for every 125 μ s frame. In one frame, 24 x 8 = 192 + 1 = 193 bits must be transmitted. This is a transmission frequency of 1.544 MHz. A 32-channel system transmit frequency is simply 32 x 64 kHz = 2.048 MHz.

THE TP3000 IC CODEC

Two integrated circuit single channel PCM CODECs have been developed at National Semiconductor. The TP3001 µ-law CODEC and the TP3002 A-law CODEC are each composed of two integrated circuits. The linear functions of input and output sample and hold, autozeroing, successive approximation comparison, DAC voltage reference and reference polarity switching are contained in the 20-pin LF3700 BI-FETTM IC. The digital circuitry-successive approximation register (SAR). non-uniform μ or A-law digital-to-analog converter (DAC), control logic and high speed input and output PCM buffers - are contained in one CMOS package. For a µ-law system, the CMOS part is the 28-pin MM58100, while the A-law system uses the 22-pin CMOS MM58150. A complete μ -law system (TP3001) would use one LF3700 and an MM58100. An A-law system (TP3002) would use the same linear part with the digital MM58150. A block diagram of the TP3001 is shown in Figure 3.



Because sampling will cause aliasing of high frequencies down into the passband, all analog signals applied to the TP3000 must be low pass limited to frequencies below 4 kHz. The NS active filter AF133 is designed for this low pass filter function. Likewise, analog output signals from the TP3000 output will contain sidebands around multiples of the 8 kHz sampling frequency, as well as the sin x/x distortion introduced by the output sample and hold amplifier. A low pass filter with inverse sin x/x correction will restore the TP3000 analog output to its pre-encoding appearance. The NS AF134 is a filter for that function.

Auto-zero circuitry is required for the input sample and hold amplifier to guarantee that the LSB of an idle channel is confined to the first few codes of the transfer characteristic. Without this confinement, idle channel noise, crosstalk enhancement and distortion would increase. Auto-zero for the output sample and hold amplifier is not required since DC voltage offset at the CODEC analog output can be removed by AC coupling the output to the low pass filter.

The auto-zero technique used is a simple time averaging of the PCM code sign bit. By averaging the toggling of this bit over a time constant of approximately 100 to 1000 ms, and adjusting the DC offset control of the input sample and hold to minimize the detected DC component, the PCM output can be forced to contain jual numbers of positive and negative codes over an extended period of time.

The TP3000 voltage reference is a band-gap bipolar reference (*Figure 4*). The device develops its voltage reference by differencing the voltage drop across two

forward biased base emitter transistor junctions. The equation defining this voltage is:

$$V_{REF} = C \frac{kt}{g} \ell n \frac{8A}{A}$$

where C is an amplification constant, k is Boltzmann's constant, q is the electric charge, and A is the emitter junction area. By controlling the area ratio of the two base emitter junctions and compensating for temperature effects with a reverse temperature coefficient introduced via a resistor network, the output voltage of this circuit will be virtually free of significant long term drift.

The DAC used in the TP3000 is a modified grounded ladder R/2R structure (Figure 5). As it turns out, the binary division of a reference voltage afforded by this configuration exactly matches the chord end points of the A-law PCM transfer characteristic. With a slight modification, it will also fit the μ -law characteristic. To achieve the piecewise linear approximation, 16 uniformly spaced taps are brought out from each R resistive element. These taps form the source of an MOS analog switch which is the first level of an all MOS switch tree decoder. Proper decoding of a PCM digital word will select a single DC voltage from the DAC ladder.

The DAC is a grounded ladder structure so that the highest accuracy codes are developed near the ground reference. This configuration will develop positive output voltages with a positive reference applied and negative voltages with a negative reference. The generation of a positive and negative reference voltage is achieved by using a high accuracy polarity switch on the output of the band-gap reference.




FIGURE 4. The CODEC Voltage Reference

FIGURE 5. MOS DAC for Companding A-Law

The operation of the TP3000 CODEC is clearly described in the data sheet and will only be briefly covered here. For maximum flexibility, the TP3000 is designed with separate clocks and control inputs for PCM transmission, PCM reception and, in the TP3001 μ -law CODEC, signaling control. A master clock input, F_{C_r} is also provided so that internal CODEC timing functions are not dependent upon PCM bit clocks. An asynchronous μ -law system, with signaling, would need direct independent control of all clocks and controls. A synchronous system, with separate signaling arrangements, would combine many of the separate clocks and controls.

PCM data is clocked into the TP3000 with the F_{bi} clock. Clocking occurs on the positive clock edge if F_i is at logic high. Hence, the clocking is enabled by the input word clock F_i . F_{bi} can be any frequency between 64 kHz and 2.048 MHz, but F_i must be 8 kHz. The negative going edge of F_i initiates the decode interrupt cycle of the TP3000.

PCM data is clocked from the TP3000 with clock F_{bo} . Clocking will occur on the negative edge if F_{o} is at logic high. Like F_{bi} , F_{bo} can be any frequency from 64 kHz to 2.048 MHz, but F_{o} must be 8 kHz. The positive edge of F_{o} begins the shifting out of the prior PCM word and begins the encoding of a new analog sample.

APPLICATIONS

Several applications will be shown starting with 3 simple controller circuits for testing the TP3000 CODECs and finishing with a sophisticated telephone line card for 8 subscribers. While telephone applications are heavily stressed, any voice frequency signal ac-


quisition system can be adapted from the information given here. But, before covering the various applications of the TP3000 CODEC, let's examine a typical system arrangement, Figure 6.

The analog input signal is band-limited by the low pass filter AF133 before it is AC coupled to the analog input of the linear CODEC chip. Within the CODEC, the signal is time sampled, held, and converted to a serial PCM bit stream that is available on the PCM OUT pin of the digital CODEC chip. Simultaneously, a serial PCM bit stream can be clocked into the PCM IN pin where it will be converted to an analog voltage, sampled and held. This decoded analog signal is then filtered by low pass filter AF134 and becomes the recovered analog output signal.

For all of the applications covered in this note, the typical system arrangement is required for each CODEC in the application.

Test Controllers

Figure 7 shows the complete schematic for a two CODEC test controller. The control circuitry derives a 2.048 MHz PCM clock, a 128 kHz master clock ($F_{\rm C}$) and two PCM word clocks. The PCM word clocks ($F_{\rm O}/F_{\rm I}$) are each high for only 8 of 256 clock cycles of the PCM bit clock. These two word clocks are, however 180 degrees out of phase with each other so as the demonstrate the principle of time slot switching. Although not shown on the schematic, the logic power supply is +5V while CODECs and active filters are powered from ± 12 V. All supplies should be adequately bypassed.



Note: All resistances in Ω and capacitances in μF unless otherwise noted

FIGURE 6. Typical System Arrangement




FIGURE 7, CODEC Test Controller(μ or A-Law - 2,048 MHz Clock)


Figure 8 utilizes the PCM bit clock flexibility of the TP3000 to greatly simplify the control of two CODECs. A single 4-stage CMOS counter (74C161) uses the 128 kHz master clock and PCM bit clock to derive the 8 kHz PCM word clocks. In operation, the first CODEC system will transmit to the second for 8 cycles of the 128 kHz, then the second CODEC transmits to the first for the next 8 cycles of the 128 kHz. The simplicity of this test controller will be exploited later for a full duplex system application.

The TP3001 CODEC system has as a necessary feature the ability to "rob" the LSB of a PCM word for the purpose of transmitting digital data information. The Bell System format for this operation is to rob this bit for 1 frame of every 6 frames. During this signaling frame, PCM data is encoded and decoded in a 7-bit format. To further expand the digital data base, alter-


nate signaling frames are used to transmit either an A signal bit per channel or a B signal bit per channel. In this way, not only does a channel carry voice information, but also 4 states of digital information. The TP3002 system does not include this auxiliary operating mode because A-law systems reserve 2 channels out of 32 per frame for digital data information.

The controller of Figure 8 has been expanded in Figure 9 to include a divide-by-12 counter (74LS92). This counter, plus additional logic and latches will determine signaling frames and appropriately insert or extract the LSB data during these frames.

The frame input control is normally tied to logic high. A low on this line would synchronously cause a controller reset. This line can be used to synchronize multiple controller circuits.




Schematic Diagram



Timing Diagram

FIGURE 8. Single Channel - Full Duplex Test Controller (128 kHz)






FIGURE 9. TP3001 CODEC Test Controller for μ -Law CODECs with Signaling (128 kHz Clock)


O

Transmission Applications


In Figure 10, two independent CODEC systems communicate to each other with only three interconnection signals. PCM data is clocked at 128 kHz with the CODECs taking alternating turns at transmitting and receiving PCM data. Sync and clock signals are self-explanatory.

Although not shown in *Figure 10*, some additional circuitry could be added to reduce the interconnect wiring. For instance, the clock and sync signal could be combined by using phase or voltage level modulation. Likewise, PCM information plus the clock and sync could be encoded onto a single line by using two or more modulation schemes. The end result would be a complete two way digital voice communications channel over a single twisted cable pair.

While the circuit of Figure 10 will control either the TP3001 or TP3002 based system, Figure 11a is a control circuit which utilizes the signal frame capability of the TP3001. During 1 frame out of every 6, the PCM data transmitted between the two CODEC systems will be 7-bit PCM format with the LSB carrying signal A or B data. A sync signal occurs every 12 frames, with A signaling information being transmitted from CODEC system 1 four frames after sync and B information ten frames after sync. Signaling frames for CODEC system 2 are five and eleven frames after sync for A and B signaling respectively (Figure 11b). The A/B signal inputs for system 1 controls the A/B outputs of system 2 and vice versa. The interconnection requirements, like Figure 10, can be reduced to a single wire pair with the inclusion of an appropriate modem circuit.




Schematic Diagram



Timing Diagram

FIGURE 10. Full Duplex Single Channel CODEC System for μ or A-Law



16-107

16




FIGURE 11b. Timing Diagram for Duplex TP3001 Controller

Switching Applications


As stated in the beginning of this application note, a primary application of the TP3000 PCM CODEC is the telephone line interface circuit of a digital switching network. Figure 12a is a block diagram of a non-toll switching network with a more detailed diagram of the actual line interface circuit shown in Figure 12b. Each telephone line is connected to the switching network via an interface port circuit that consists of the transmission hybrid, active filters, CODEC and control. This circuit is the system to telephone set interface which allows the completely digital switching network to control and process the various power, voice and signaling signals that are required to operate a telephone set. In a typical switching system a single circuit card would contain 4 identical line interface circuits with a single board controller. Examples of this line card arrangement will follow.

Basic to the understanding of time division switching is the concept of line concentration and time slot assignment to effect the switching of digital message

signals in a time domain. For example, consider the arrangement of Figure 12a. Assume PCM highway A is a single bus hyway (as opposed to the special case dual bus hyway) and that 24 8-bit PCM words can be transmitted over this bus in one 125 μ s frame. Also assume that 96 TP3000 CODECs operate from this bus. Because a conversation over any telephone line that is served from this PCM hyway will require two time slots for the data exchange, a transmit and receive time slot, the 24 slot bus can, at most, handle 12 completed switching paths. For 12 conversations between parties that are all served from hyway A, 24 lines of the total 96 would have obtained the requested service. All TDM switching in this case is contained to the first time switch level or PCM hyway A. If, however, the 12 conversations were between parties of PCM hyway A and other PCM hyways, then only 12 of the total 96 lines of hyway A would have obtained the desired service. The concentration of the total number of lines to the number of lines served, in this example, ranges from 8:1 down to 4:1.

Time division switching, as handled at the first switching level (hyway A), can be explained by considering a conversation between two parties served by hyway A. The system controllers may assign the call originator time slots 1 and 2 for the transmit and receive connections respectively. The space and time division switching network will transmit dial tone to this party by transmitting 8-bit samples of digital dial tone onto hyway A during time slot 2. Common control equipment, then, will collect dialed number information and process the information so as to ring the line of the called party. Of course, the common control may be required to transmit other call progress tones (busy tone, reorder, etc.) from the service circuits to the call originator via the space and time division switching network but, for this example, let's assume the call is completed. The called party, being served from PCM hyway A, will receive time slot assignments 2 and 1 for the transmit and receive connections. This is the opposite assignment made to the call originator. The result is PCM data being transmitted from originating to receiving party during time slot 1 and the reverse during time slot 2. A complete conversation path has been established.

This brief explanation of a very complex system is, at most, cursory. Concepts like time slot interchange, conferencing, digital gain control, etc. are beyond the spope of this application note. Hopefully, the concepts presented here will help the reader to reach an appreciation for the details of the following applications.



* Detailed schematic of the Hybrid, Filter, CODEC, Control block is shown in Figure 12b.

FIGURE 12a. Typical TDM Non-Toll Switching Network Block Diagram




FIGURE 12b. Typical Telephone Line Interface Circuit for a Digital Central Office

16

Digital Line Cards

Figure 13 is a representation of a possible configuration for a switching system quad line card. The 4 CODECs controlled by the COP420 controller would interface 4 telephone subscribers to a PCM hyway of 32 time slots. The COP420 acts as the interface between the common system control and board level circuitry. This interface is shown as the MICROBUSTM, but could easily be configured through a UART for serial communications. The board level control functions consist of monitoring the status of the 4 lines (hook switch inputs), assigning time slots, controlling the line test and ring relays and deactivating unused lines. Also under the direct control of the COP420 is the assignment of call originator or call receiver status. This last control is important to consider because time slots are assigned as a pair at a time. Depending on the latched

state of bit D0, a particular CODEC may transmit PCM before receiving or receive before transmitting.

The operation of the quad card is based on a controller selected 74LS169 counter being synchronously preset during system frame sync (the beginning of time slot zero) to an assigned time slot number. From that point on in time it will begin to down count to zero and generate a time slot enable signal (if the power down line is low). Its associated CODEC is now enabled to communicate over the PCM hyway. The 74LS169 counter will continue to down count by wrapping around and will again enable the CODEC 32 time slots later. This operation continues until the COP420 either sends a power down command or a new time slot assignment to this channel.




FIGURE 13. Quad Line Card - 32 Time Slot System

The octal line card of Figure 14 is very similar to the previous example. As before, a synchronous counter, the 74LS169, is preset to a time slot number at the beginning of time slot zero. The counter then down counts to zero at which time a CODEC enable signal is generated. The significant difference here, however, is that the 74LS169 will be preset at the beginning of each frame. The individual time slot assignments have been latched on a per line basis. This scheme allows time slot counts that are not necessarily a power of 2. The 74LS169 counters, in this case, do not have to continuously wrap around to insure proper card operation. The result is a line card that can, with simple modification, operate on any time slot count from 1 to 32.

Figures 15 and 16 show the nature of the modifications required to alter the 24 time slot octal line card to 32 time slot operation (Figure 15), and to provide the capability of assigning time slots on a non-paired basis (Figure 16).

Note that in all of the line card examples, a minimum of interface is required between the line card and the main system. The PCM bit clock and in certain cases a 128 kHz master clock plus the frame sync signal are the only non-bus oriented signals that must be distributed. This simple board level interface coupled with the use of a flexible yet standard line control element (the COP420) makes these line card examples very sensible approaches for the digital switching network line interface card.




FIGURE 14. Octal Line Card - 24 Time Slot System

SUMMARY

While the intended purpose of this document is to introduce the telephony novice to the often complex structure of digital telephone networks, it is quite possible that the scope of the material covered may also be of interest to individuals with experience in the field. As for those readers with little or no interest in telephony, it is hoped that a basic understanding of the PCM CODEC in its natural environment will help the reader to develop applications in other areas.

REFERENCES

 G. Cooper and C. McGillem, Methods of Signal and System Analysis. New York: Holt, Rinehart and Winston, Inc., 1967.

- G. Kennedy, Electronic Communication Systems. New York: McGraw-Hill, 1977.
- International Telegraph and Telephone Consultative Committee (CCITT) Sixth Plenary Assembly, Orange Book, Vol. III-2, "Line Transmission". Geneva, 1977.
- Bell Telephone Laboratories, Transmission Systems for Communications. Winston-Salem, NC: Western Electric Company, Inc., Technical Publications, 1971.
- J. Cecil, E. Chow, J. Flink, J. Solomon, C.G. Svala and T. Svenson, "A Two-Chip PCM CODEC for Per-Channel Applications", International Solid-State Circuits Conference Digest, Feb. 1978.





FIGURE 15. Octal Line Card Strobe Decoding Modification for a 32 Time Slot System



Note: When using this channel circuit for 8 lines, replace decoder 74LS138 with 74LS154 and use all 4 lines of port D for input code. G2 will still act as enable line.

FIGURE 16. Channel Circuit for Independent Time Slot Assignment

Gain Measurements in a CODEC System

National Semiconductor Application Note 219 Jim Smith January 1979



INTRODUCTION

For many engineers, designers and technicians, the integrated circuit CODEC will be their first introduction to the transmission measurement and specification techniques of the telephone industry. A quick glance at the National Semiconductor TP3000 CODEC data sheet will reveal specification units that are not common in the general analog equipment world. To initiate the non-telcom designer, this application note will attempt to explain both the obvious and the obscure aspects of telecommunication transmission measurement techniques and units as they apply to the single channel CODEC system.

DEFINITIONS

The primary unit of measure in the telephone industry is the decibel. Used to denote absolute or relative voltage or power levels, ratios of voltage or power levels and even to calibrate between systems of nonmatching impedances, the decibel is a flexible measurement unit. Let's review the various forms of this unit of measure.

 Decibel, dB: A unit of measure used to express the ratio between two power levels, P1 and P2. It is numerically defined as*.

$$dB = 10 \log (P1/P2)$$
 (1)

By the application of Ohm's law and proper substitution, the dB can also represent the ratio between two voltage or current levels, at a constant impedance. For example, P1 can be expressed as V1²/Z1 and P2 as V2²/Z2. By substitution,

$$dB = 10 \log (V1^2/Z1)/(V2^2/Z2)$$

if Z1 = Z2, this reduces to,

 $dB = 10 \log V1^2/V2^2$

 $dB = 10 \log (V1/V2)^2$

dB = 20 log V1/V2

 dBr or TLP: This is the power relative to a reference point. In the United States, the term Transmission Level Point (TLP) is applied in place of dBr. OdBr or OTLP refers to a system point of zero relative transmission level.

3. dBm: This is the absolute power level referenced to 1 mW. It is numerically defined by equation (1) when P2 is set equal to 1 mW,

$$dBm = 10 \log \frac{P1 \text{ (in watts)}}{10^{-3}}$$

For a constant impedance of 600 Ω , the dBm is also defined as.

$$dBm = 10 \log \frac{V^2/600}{10^{-3}} = 10 \log \frac{V^2}{0.6}$$

To find the OdBm voltage for an impedance of 600 Ω_{\odot}

$$0dBm = 10 \log \frac{V^2}{0.6}$$

$$\frac{0}{10} = \log \frac{V^2}{0.6}$$

$$\log^{-1} 0 = \frac{V^2}{0.6} = 1$$

$$V^2 = 0.6$$

 dBmO: This is the power level (expressed in dBm) referred to a transmission level of OTLP. In all cases, the following equation applies,

Figure 1 is an example of how this equation is applied.




FIGURE 1. Blackbox Gain Considerations

5. dBmp: This is the absolute power level as measured after a filter which compensates for the characteristics of the human ear. The weighting curve is shown in Figure 2. The psophometric filter is normally used for A-law systems only.




FIGURE 2. C-Message and Psophometric Filter Characteristics (from AT&T "Notes on Distance Dialing")

 dBrnc: In the USA, the dB is often modified with the suffix rnc. The rn stands for reference noise while the c signifies that the measurement is through a C-message filter (Figure 2). By definition,

0dBrn = -90 dBm and of course, 0dBrnc = -90 dBmc.

Any of the absolute power levels can easily be expressed "referred to the OTLP" by simply adding a 0 to the unit of measure and adjusting the numerical value accordingly.

CODEC MEASUREMENTS

Figure 3 is a block diagram of a typical CODEC set-up for making end-to-end analog measurements. In this arrangement, the CODECs are assumed to have identical encode and decode characteristics and all filters are arranged for unity passband gains. Of course, this situation is seldom attained, but gain adjustment considerations will be covered later in this note.

Before end-to-end analog measurements can be made using the Figure 3 schematic, the relative power levels

of the input and output, referenced to a zero transmission level point, must be calculated. These dBr or TLP values will then be used to calculate the dBm0 levels used for testing and measurement purposes.

As previously stated in equation (2),

ABS PWR (dBm) = REL PWR (dBm0) + REF PWR (dBr or TLP)

All that is necessary is to calculate the appropriate TLP numbers. For an example, assume the TP3000 CODEC is to be tested per Figure 3. The nominal 0dBm0 decoder output level for this CODEC is 2.70 Vrms which is directly related to the internal reference voltage (5.5V). The ratio of this relative voltage level to the voltage level at 0dBm (600 Ω) will yield the approximate TLP value for the TP3000 CODEC analog input or output.

$$20 \log \frac{2.70 \text{ Vrms}}{0.775 \text{ Vrms}} = 10.84 \text{ TLP}$$
 (3)

This means that to encode a 0dBm0 passband signal with the TP3000 CODEC, an absolute signal level of 10.84 dBm must be applied to the unity gain transmit filter's input,

REL PWR (0dBm0) + 10.85 TLP = ABS PWR (10.84 dBm)

Also, the output of the TP3000 decoder, under 0dBm0 signal conditions, will appear as a 10.84 dBm signal at the output of the unity gain receive filter. Measurement adjustments, to compensate for this 10.84 TLP value, would be required when testing the TP3000 CODEC per the Figure 3 set-up.

The circuit shown in *Figure 4* is basically the *Figure 3* arrangement with transmit and receive gain adjustments shown. Again the TP3000 is the assumed CODEC and all filters are set for unity passband gains. By adjusting the transmit and receive gains accordingly, the 10.84 TLP value can be cancelled so as to allow direct measurement of absolute input and output signal levels. Normal application of any CODEC system would require a configuration similar to *Figure 4*.




FIGURE 3. Typical Analog End-to-End Measurement

The gain adjustments for Figure 4 can be computed as follows,

XMT GAIN ADJUST =
$$\log^{-1} \frac{10.84 \text{ TLP}}{20} = 3.484$$
 (4)

RCV GAIN ADJUST =
$$\log^{-1} \frac{(-10.84 \text{ TLP})}{20} = 0.287 (5)$$

These adjustments would approximately set 0dBm equal to 0dBm0 for the TP3000 CODEC. This gain adjustment can usually be accommodated in the transmit and receive filters. The National Semiconductor AF133 filter, for instance, provides a single resistor adjustment for transmit gain while the AF134 filter provides a single resistor adjustment for receive attenuation.

THE DIGITAL MILLIWATT

While the gain calibrations detailed above are simple and straightforward, they do rely on knowing the value of the CODEC system input and output TLP. A preferred method of adjusting filter gains to achieve a particular TLP value (e.g. OTLP) at the CODEC system's input or output is shown in *Figure 5*.

The arrangement of Figure 5 utilizes a digital tone source to uniquely define a μ or A-law digital milliwatt. This signal source outputs a digital data stream that represents a 1 kHz sinewave of 0dBm0 signal level. When switch S1 is in position A, the receive gain is adjusted until the analog output level is at the proper

level (usually OdBm). Switching S1 to position B, and applying a known absolute signal level to the analog input line (usually OdBm) will allow the transmit gain to be adjusted for the correct analog output level (e.g. OdBm). By using this approach to calibrate each CODEC channel in a system, any combination of channel to channel interconnection will result in similar end-to-end gain characteristics.

A schematic of the Figure 5 block diagram is shown in Figure 6. Transmit gain adjustment is controlled by the AF133 filter using resistor R1. Receive filter (AF134) attenuation adjustment is controlled by resistors R2 and R3. V_IN is supplied from a 0dBm, 1 kHz sinewave generator and V_OUT is measured via an rms voltmeter calibrated for dBm (600 Ω). A 128 kHz 5V clock source (square wave) plus a 74LS161 counter is the only control circuit needed for the CODEC and digital signal source.

The digital signal source is clocked from the CODEC PCM bit clock. One of the 4 PROM output lines (output 1) is a source for μ or A-law digital idle code; a signal that toggles between the lowest positive and negative code words at a 4 kHz rate. PROM output 2 is a source for μ or A-law digital milliwatt code as defined by the CCITT and tabulated in the TP3000 data sheet on page 3. PROM outputs 3 and 4 are unused in the basic digital signal source configuration. The user of this circuit can program these outputs for up to 128 bits of μ and A-law digital signals per output. One application of the unused PROM outputs may be the programming of a steady idle code signal (all ones for μ -law and alternating zero/one for A-law) and a 1 kHz,




FIGURE 4. Gain Adjustments in the End-to-End Arrangement




FIGURE 5. Single Channel CODEC Calibration Arrangement

16

~10 dBm0 signal source. Table I is a listing of the code required to program the 74S387 PROM for the basic digital signal source requirements.

CONCLUSION

What has been presented in this application note is a basic tutorial in analog gain adjustments for CODEC

systems. A basic understanding of the terms and units of measure in the telephone industry plus the concept of transmission level point (TLP) should help the reader understand the techniques used to specify the various analog parameters of the NS TP3000 CODEC system. Finally, the concept of the digital milliwatt was introduced to provide a standard calibration technique for CODEC systems.




FIGURE 6. Circuit Schematic for Single Channel CODEC Transmission Calibration

TABLE I. DIGITAL SIGNAL SOURCE CODING TABLE (74S387)

A3-A0																		
		0	1	2	3	4	5	6	7	8	9	Α	В	С	D	E	F	
	0	0	1	1	3	3	3	3	1	1	1	1	1	3	1	3	3	11
	-1	0	1	1	1	3	1	3	3	1	1	1	3	3	3	3	1]]
	2	2	1	1	3	3	3	3	1	3	1	1	1	3	1	3	3	[]
	3	2	1	1	1	3	1	3	3	3	1	1	3	3	3	3	1	μ-LAW
	4	0	1	1	3	3	3	3	1	1	1	1	1	3	1	3	3	SIGNALS
	5	0	1	1	1	3	1	3	3	1	1	1	3	3	3	3	1	i
	6	2	1	1	3.	3	3	3	1	3	1	1	1	3	1	3	3	11
A7-A4	7	2	1	1	1	3	1	3	3	3	1	1	3	3	3	3	1	1
A7-A4	8	0	1	2	3	0	3	0	1	1	1	2	1	0	1	ō	3	ነ
	9	0	1	2	1	0	1	0	3	1	1	2	3	0	3	0	1:	
	Α	2	1	2	3	0	3	0	1	3	1	2	1	0	1	0	3	
	В	2	1	2	1	0	1	0	3	3	1	2	3	0	3	0	1	A-LAW
	С	0	1	2	3	0	3	0	1	1	1	2	1	0	1	0	3	SIGNALS
	D	0	1	2	1	0	1	0	3	1	1	2	3	0	3	0	1	1
	E	2	1	2	3	0	3	0	1	3	1	2	1	0	1	0	3	1
	F	2	1	2	1	0	1	0	3	3	1	2	3	0	3	0	1	1
	•		_		_	_		_			_		_		_		_	,

Note: Code inputs and addressing shown as hex numbers. 74S387 outputs O1 and O2 programmed as shown above, but O3 and O4 outputs are unused. User may program unique signals (e.g. steady state idle code, other output levels or frequencies) into the O3 and O4 outputs.

Applications of Hybrid Active Filters to Telecommunication Systems

National Semiconductor Application Note AN-221 George H. Warren March 1979



ABSTRACT

Active filters are finding greater use in telecommunication systems because of their small size and compatibility with integrated circuits. Thick film hybrid active filters have many advantages in these applications. They are smaller than discrete circuit designs and they can be pretuned by the supplier. Other advantages include better stability due to component tracking and matching. The filters used in PCM systems and DTMF (Touch Tone[®]) signaling systems are well defined and are used in large quantities. This makes them attractive as thick film hybrid active filters. Transmit and receive filters in 8 kHz sample rate PCM systems such as D3 channel bank and band splitting filters for DTMF receivers are described, and their application to these systems is discussed.

INTRODUCTION

Active filters are being used in telecommunications systems because of their smaller size and compatibility with integrated circuits. The thick film hybrid active filter and other thick film circuits have many advantages in these applications. Hybrid circuits are smaller than discrete circuits and they can provide a complete accurately tuned function in a single package. Another advantage is better stability due to tracking and matching of components.

In PCM systems filters are required to limit the bandwidth of the voice or data analog signal to prevent aliasing and to reject noise and line frequency interference at the input to the transmitter. The receiver output signal must be filtered to smooth the sampler signal and to correct the amplitude for the distortion introduced by the sample and hold circuit. These filters have very stringent specifications because the system must be able to operate without introducing distortion or noise that would degrade the telephone system. In some systems a signal may be converted from analog to digital and back to analog many times. If similar equipment is used each time, signal distortion could build up and degrade a signal to a point where it would be unintelligible. Using thick film hybrid technology and active laser trimming, filters can be built which meet all these requirements.

In recent years digital integrated circuits have become available to receive DTMF signals. These receivers require that the input signal be conditioned before the receiver can decode them. The input signal must be filtered to remove the dial tone signal, if present, and then split into two bands — a high band passing signal between 1209 and 1477 or 1633 Hz and a low band passing signal between 697 and 941 Hz. A valid input signal contains one and only one signal in the high and low bands which are present simultaneously. For the receiver to properly decode the signal

extraneous signals must be filtered out and the two valid tones must be separated and coupled to the receiver separately. In addition, the two tones usually are gain adjusted to eliminate twist (difference in tone amplitude). They are also limited to provide a logic level signal to the input of the receiver detector.

PCM FILTERS

PCM systems are used to digitize analog signals for low noise transmission and reception. In telephone applications 24 to 32 PCM signals are multiplexed together to form a signaling channel and are then transmitted as a single signal. Figure 1 is the block diagram of the analog-to-digital and digital-to-analog circuit used in telephone PCM systems. The filter in the transmit channel is required to prevent aliasing. Aliasing is the error caused by frequencies greater than one-half the sampling frequency being sampled in the CODEC. These frequencies appear at the output of the receiver as erroneous signals. A signal at 4.1 kHz sampled at 8 kHz will appear at the output as a 3.9 kHz signal added to any signal which originally appeared at the input at 3.9 kHz. Obviously this will reduce the quality of the transmission system.




FIGURE 1. A/D-D/A Circuit Block Diagram

The requirements for a filter which will give maximum bandwidth for information with minimum signal distortion has been defined in the Western Electric specifications for the D3-channel bank. Figure 2 is a graphical amplitude specification which meets the Western Electric and CCITT requirements for PCM systems. Filters that meet these specifications meet all amplitude requirements for high quality central office PCM transmission systems. The tight amplitude specifications are required because a signal may be converted from analog to digital to analog many times before a signal completes a telephone connection. If this were not the case the filter requirements could be relaxed.

® Registered trademark of AT&T




FIGURE 2. Transmit Filter Gain Relative to Gain at 1000 Hz




FIGURE 3. Receive Filter Gain Relative to Gain at 1000 Hz

The receive filter at the output of the decoder has two functions. One function is to attenuate all frequencies above the usable voice band and the other function is to correct the amplitude response for the distortion introduced by the output sample and hold circuit. The amplitude of the receive signal is modified by the function:

$$A = \frac{\sin(\pi \cdot f/8000)}{(\pi \cdot f/8000)}$$

The receiver response is usually specified with a $\sin(x)/x$ input signal (where $x = \pi$ 'f/8000). Figure 3 is a graphical amplitude specification for a PCM receive filter with $\sin(x)/x$ input that meets the Western Electric and CCITT requirements for PCM systems.

Another consideration which must be taken into account in a PCM system is the group delay distortion in the channel. The two most common ways of specifying the limits are differential delay between two frequencies and deviation from linear phase. These specifications are usually given as a system requirement which includes all circuits in the system from input to output. In a PCM channel almost all delay distortion is caused by the filters, so in practice the maximum distortion allowable per filter is slightly less than half of the total system specification. The typical specifications for either the transmit or receive filter are:

Differential Delay 1000 Hz to 2600 Hz $< 90 \,\mu s$ Differential Delay 600 Hz to 2800 Hz <150 μs Figure 4 is the channel specification in terms of deviation from linear phase as defined by Western Electric for the D3 channel bank.

The National Semiconductor AF133 and AF134 are a pair of filters specifically designed for PCM applications. They are 5th order elliptic low pass filters which approximate the requirements of *Figures 2, 3* and *4* for use in high quality telephone PCM systems.

The AF133 transmit filter is a low pass filter that has maximum ripple of ±0.125 dB in the band from 300 to 3000 Hz and a minimum of 32 dB attenuation above 4600 Hz. This filter typically meets all specifications of Figure 2 above 300 Hz, but does not provide the attenuation at 60 Hz. The 60 Hz attenuation is required in two-wire systems such as those coupled to subscriber lines but not in four-wire systems used between central offices. Where 60 Hz rejection is required an additional high pass filter must be provided. A 3rd order high pass elliptic filter tuned at 240 Hz with 0.01 dB ripple and a shape factor of 3.87 will meet the requirement for 28 dB attenuation below 60 Hz

The AF133 requires one external resistor to set the gain of the filter which can also be used to set the transmit channel gain. By varying the gain resistor from approximately 450 k Ω to 40 k Ω the gain will vary from +10 dB to -10 dB.

The AF134 receive filter is a modified low pass filter which has an amplitude response such that when a signal with $\sin(x)/x$ amplitude characteristic is inputted the output will approximate the response of Figure 3. The maximum ripple from 300 to 3000 Hz is ± 0.125 dB and the minimum attenuation above 4600 Hz is 28 dB. The typical response meets all requirements of Figure 3.

The input amplitude to the filter is not usually the amplitude required to the line, but by adding an external resistor to the filter the gain can be varied over a $\pm 20~\text{dB}$ range. An 11 $k\Omega$ resistor connected from output to pin

17 will decrease the gain by 20 dB and an 11 $k\Omega$ resistor from pin 16 to pin 18 will increase the gain by 20 dB.

The AF133 and AF134 filters are designed for use in systems which require tight tolerance on the quality of the signal transmission. Systems used for central office equipment and systems used to handle data as well as voice transmission require these filters. In applications where a single conversion from analog to digital to analog and only voice signals are handled, a simpler filter can be used. This type of system can be a local concentrator which combines a group of voice telephone lines for transmission over two pairs of digital lines instead of using a large number of analog lines. The AF132 Dual PCM Fifter provides a transmit and receive filter in one package. Although the filters do not equal the performance of the AF133 and AF134, they provide enough filtering and amplitude correction to be used in single conversion voice-only systems. The advantages in using the AF132 are that it only requires half the power that two more complicated filters require, it requires only half the space, and it is lower in cost

DUAL TONE MULTI-FREQUENCY FILTERS

The DTMF receivers used to detect signals from pushbutton telephones require at least two filters. In recent years single chip integrated circuits have been designed to detect the signaling tones and perform the logic functions required in DTMF receivers. These receivers still require input band splitting filters to separate the two input tones. Two such detectors are the Rockwell CRC8030 and the Mostek MK5102. The National Semiconductor AF121 and AF122 are bandpass filters which provide 40 dB separation between the bands. The AF121 and AF122 filters are 6th order elliptic bandpass filters. Each filter has 0 dB ± 0.5 dB gain at the center of the passband with a maximum ripple of ±2 dB peak-to-peak. The stop band rejection is greater than 40 dB. Figure 5 shows the typical amplitude response of the two filters.




FIGURE 4. Phase Bounds




FIGURE 5. Typical Amplitude Response

16

Figure 6 is the block diagram of a tone receiver using the AF121 and AF122 to split the input signal into a low group and a high group signal. The signals are next passed through AGC (automatic gain control) circuits which provide amplitude correction to equalize the signal level in the two channels and to provide a known level to the limiters. The limiters have a threshold setting circuit so signals which exceed the threshold will appear at the inputs of the digital tone detector.

The input bandpass filters reject the dial tone signals, when present, and provide enough rejection to noise and extraneous signals to assure a low error rate system. The AGC amplifiers equalize the tone levels in each band, which allows the detection of signals with large twists. The AGC amplifiers also provide up to 24 dB gain to the tone signal, allowing operation over a wide range of input levels.

The National Semiconductor AF104 AGC amplifier is a linear fixed gain device with an input attenuator which is controlled by the average output amplitude. Additional circuitry provides fast recovery when a burst of signal is applied to the input. The typical recovery time of the circuit is one half cycle of the input frequency.

The limiters can be built of discrete components using a comparator such as the National Semiconductor LM339. The limiter threshold can be set by using the internal reference of the AF104, which is a +5 volt regulator. This provides a stable threshold which is independent of the system power supply. Since none of the analog circuits are dependent on the power supply for a reference and all the circuits have good common-mode rejection, a simple power supply is all that is required so long as the supply voltages remain greater than 9 volts.

CONCLUSION

Thick film hybrid circuits are being used in telecommunications systems to provide filtering and other system functions because of their small size. In PCM systems the precision required for the transmit and receive filters can be provided by actively trimmed hybrid circuits. Hybrid circuits such as active filters and AGC amplifiers can provide the signal processing required for digital tone detectives. By using active filters with good rejection to out-of-band signals, low error rate systems can be built using digital tone detectors.




FIGURE 6. Tone Receiver Block Diagram

MOS Clock Drivers

National Semiconductor MOS Brief 9 John Vernnard 1971



How many MOS devices can a clock driver operate? There is no hard and fast answer. Fanout is bounded by the driver's current and power ratings, but can vary greatly with drive requirements and with the way the driver itself is driven by the clock signal source.

Any of the drivers in the table might clock an MOS shift-register string with thousands of stages, for instance, but if that were the only consideration we wouldn't be producing a variety of types. All the drivers have the same basic function—translating a bipolar clock signal to MOS voltage levels and boosting the output current. They have similar output stages, whose operation was detailed in AN-18. "MOS Clock Driver."

What makes them tick differently is their input stages. The MH0007 includes an input AND gate and can be coupled directly to a TTL or DTL gate. The MH0009 is directly or capacitively coupled to a TTL line driver that provides at least 20 mA. To work at its full speed, the MH0012 requires direct-coupled, opposite phase inputs from a TTL driver. And the MH0013 is capacitively coupled to a TTL driver.




FIGURE 1. MH0009 Dual MOS Clock Driver

The MH0013 offers high fanout at lowest cost. It is most efficient because it does not have a built-in level shifter and the output duty cycle is lower than the input duty cycle. Essentially, it is the MH0009 without the Q1-Q2 input stages seen in Figure 1. However, the MH0013's output pulse width depends on the input drive circuitry rather than the input pulse timing. This is also true of the MH0009 when it is capacitive coupled.

When it is direct-coupled as shown in Figure 2 (most people use it capacitive coupled), the MH0009 will follow the input. That is, the driver output will remain at the MOS "1" level (near V2) for as long as the input is at the TTL "1" level. The output will be MOS "0" (near V3) while the input is at TTL "0". The MH0007 and MH0012 do the same.

In contrast, the MH0013 (or an MH0009 capacitively coupled) as shown in Figure 3 will produce an output MOS "1" level pulse during the period following the bipolar logic transition from the TTL "0" state to the "1" state. At all other times, the output will remain at the MOS "0" level. The width of the "1" output pulse depends on the cur-




FIGURE 2. Directly Coupled Dual Driver

Characteristics of National MOS Clock Drivers

TYPE	PACKAGE	OUTPUT PHASES	INPUT COUPLING	INPUT LEVEL TRANSLATOR	MAX REP RATE-MHz	MAX OUTPUT SWING-V	I _{OUT} -mA		P _{OFF} mW
мнооо7	TO-5	1	dc	Yes	5	30	±500	800/600	5
мнооо9	TO-8	2	dc or Cap	Yes	3	30	±500	1500/1000	0
MH0012	1	1 1	dc	Yes	10	30	±1000	1500/1000	20
MH0013		2	Сар	No	5	30	±500	1500/1000	0




FIGURE 3. Capacitively Coupled Dual Driver

rent available from the TTL driver and the input capacitor (see Figure 4):

P.W.
$$\alpha$$
 C_{IN} \times V_{drive}/I_{drive}

As soon as the input rises about 0.5V, the output is driven to the MOS "1" level (V2). The output returns to the MOS "0" level (V3) when the input capacitor charges.

Capacitive coupling from the TTL driver to the MH0013 helps cut system power consumption and cost to the bone when used with other low duty cycle techniques. Low duty cycle driver efficiency is discussed in AN-18 and low frequency memory operation to reduce system power is discussed in AN-19, "Low Power MOS."




FIGURE 4. Waveforms, Each Half of Dual Driver

One point not covered in previous application notes is that capacitive coupling yields an additional fanout bonus by significantly reducing the power dissipation in the driver input (See MH0013 data sheet for more detailed calculations). Let's compare fanouts of half an MH0009 operating dc and half an MH0013 under the following typical conditions:

$$f = 2 \text{ MHz} \\ t_r = 50 \text{ ns} \\ \text{P.W.} = 200 \text{ ns} \\ \text{V}_{\text{CC}} = +5 \text{V}$$

$$V_{\text{CC}} = 70^{\circ} \text{C}$$

where t_r is the rise time and P.W. the pulse width of the input signal.

One factor limiting fanout is P_{max} , the package power dissipation. This is 500 mW for each half at 70° C, which covers both the internal dissipation P_{dc} and the transient dissipation P_{ac} involved in driving the load. That is,

$$P_{\text{max}} = P_{\text{dc}} + P_{\text{ac}}$$

The only significant P_{dc} in National's two-phase drivers occurs during the "1" output, so P_{dc} in half a direct-coupled MH0009 is

$$P_{"1"}^{"} = \left[(V_{CC} - V_2)I_{+N} + \frac{(V_3 - V_2)^2}{R_b} \right] \times "1" \frac{duty}{cycle}$$

where I_{IN} from the TTL driver averages 20 mA and R_b is the output collector load resistor of $1.1~\rm k\Omega$. Therefore.

$$P_{"1"} = (21 \times 20 + 16^2 / 1.1) \times 0.4 \times 10^{-3}$$

= 261 mW

This allows P_{ac} to be 239 mW in the MH0009.

In the MH0013, the input voltage component is only the TTL "1" level of about 4.0V, so its $P_{\rm m1}$ " is only 125 mW and $P_{\rm ac}$ can be 375 mW. In all drivers.

$$P_{ac} = C_L f \times (V_3 - V_2)^2$$

where C_L is the capacitive load presented by the MOS devices' clock inputs. Therefore, in this example each half of the directly coupled MH0009 would drive 467 pF worth of MOS devices, and the MH0013, 732 pF. The difference is more pronounced when the voltage swings are larger. In other words, each MH0013 could drive several more large MOS registers while dissipating the same power as the direct-coupled MH0009.

The two become equal when the absolute limit on fanout imposed by output current capability is reached. This is

$$C_{L(max)} = I \times t_r/V$$

where I is the output current limit and V the output voltage swing. These drivers will withstand transient currents of 600 mA, so $C_{L(max)}$ would be 1,875 pF at $V_2 = -16V$, $V_3 = 0V$ and $t_r = 50$ ns. Techniques such as lowering the duty cycle or making both V_3 and V_2 more positive can be used to work C_L up toward $C_{L(max)}$. But don't exceed it (a precaution that has sometimes been overlooked on the data sheets of rival devices).

National Semiconductor Linear Brief 2 Robert C. Dobkin March 1969



A feedforward compensation method increases the slew rate of the LM101A from $0.5/\mu s$ to $10V/\mu s$ as an inverting amplifier. This extends the usefulness of the device to frequencies an order of magnitude higher than the standard compensation network. With this speed improvement, IC op amps may be used in applications that previously required discretes. The compensation is relatively simple and does not change the offset voltage or current of the amplifier.

In order to achieve unconditional closed loop stability for all feedback connections, the gain of an operational amplifier is rolled off at 6 dB per octave, with the accompanying 90 degrees of phase shift, until a gain of unity is reached. The frequency compensation networks shape the open loop response to cross unity gain before the amplifier phase shift exceeds 180 degrees. Unity gain for the LM101A is designed to occur at 1 MHz. The reason for this is the lateral PNP transistors used for level shifting have poor high frequency response and exhibit excess phase shift about 1 MHz. Therefore, the stable closed loop bandwidth is limited to approximately 1 MHz.




FIGURE 1. Standard Frequency Compensation

Usually, the LM101A is frequency compensated by a single 30 pF capacitor between Pins 1 and 8, as shown in Figure 1. This gives a slew rate of $0.5 \text{V}/\mu\text{s}$. The feedforward is achieved by connecting a 150 pF capacitor between the inverting input, Pin 2, and one of the compensation terminates.

nals, Pin 1, as shown in Figure 2. This eliminates the lateral PNP's from the signal path at high frequencies. Unity gain bandwidth is 10 MHz and the slew rate is $10V/\mu s$. The diode can be added to improve slew with high speed input pulses.




FIGURE 2. Feedforward Frequency Compensation

Figure 3 shows the open loop response in the high and low speed configuration. Higher open loop gain is realized with the fast compensation, as the gain rolls off at about 6 dB per octave until a gain of unity is reached at about 10 MHz. Figures 4 and 5 show the small signal and large signal transient response. There is a small amount of ringing; however, the amplifier is stable over a -55°C to $+125^{\circ}\text{C}$ temperature range. For comparison, large signal transient response with 30 pF frequency compensation is shown in Figure 6.




FIGURE 3. Open Loop Response for Both Frequency Compensation Networks




FIGURE 4. Small Signal Transient Response with Feedforward Compensation




FIGURE 5. Large Signal Transient Response with Feedforward Compensation




FIGURE 6. Large Signal Transient Response with Standard Compensation

As with all high frequency, high-gain amplifiers, certain precautions should be taken to insure stable operation. The power supplies should be bypassed near the amplifier with .01 μF disc capacitors. Stray capacitance, such as large lands on printed circuit boards, should be avoided at Pins 1, 2, 5, and 8. Load capacitance in excess of 75 pF should be decoupled, as shown in Figure 7; however, 500 pF of load capacitance can be tolerated without decoupling at the expense of bandwidth

by the addition of 3 pF between Pins 1 and 8. A small capacitor C_2 is needed as a lead across the feedback resistor to insure that the rolloff is less than 12 dB per octave at unity gain. The capacitive reactance of C_2 should equal the feedback resistance between 2 and 3 MHz. For integrator applications, the lead capacitor is isolated from the feedback capacitor by a resistor, as shown in Figure 8.

Feedforward compensation offers a marked improvement over standard compensation. In addition to having higher bandwidth and slew, there is vanishingly small gain error from DC to 3 kHz, and less than 1% gain error up to 100 kHz as a unity gain inverter. The power bandwidth is also extended from 6 kHz to 250 kHz. Some applications for this type of amplifier are: fast summing amplifier, pulse amplifier, D/A and A/D systems, and fast integrator.




FIGURE 7. Capacitive Load Isolation




FIGURE 8. Fast Integrator

16

Speed Up the LM108 Feedforward Compensation

National Semiconductor Linear Brief 14 Robert C. Dobkin November 1970



Feedforward frequency compensation of operational amplifiers can provide a significant increase in slew rate and bandwidth over standard lag compensation. When feedforward compensation is applied to the LM101A operational amplifier, an order of magnitude increase in bandwidth results. A simple feedforward network has also been developed for use with the LM108 micropower amplifier to give a factor of five improvement in speed. It uses no active components and does not degrade the excellent dc characteristics of the LM108.

Figure 1 shows a schematic of an LM108 using the new compensation. The signal from the inverting input is fed forward around the input stage by a 500 pF capacitor, C₁. At high frequencies it provides a phase lead, With this lead, overall phase




FIGURE 1. LM108 with Feedforward Compensation

shift is reduced and less compensation is needed to keep the amplifier stable. The $C_2 = R_1$ network provides lag compensation, insuring that the open loop gain is below unity before 180° phase shift occurs. The open loop gain and phase as a function of frequency is compared with standard compensation in Figure 2.

The slew rate is increased from $0.3 V/\mu s$ to about $1.3 V/\mu s$ and the 1 kHz gain is increased from 500 to 10,000. Small signal bandwidth is extended to 3 MHz. The bandwidth must be limited to 3 MHz because the phase shift through the lateral PNP transistors used in the second stage becomes excessive at higher frequencies. With the LM101A, 10 MHz bandwidth was possible since the signal was bypassed around the low frequency lateral PNP's. Nonetheless, 3 MHz is very respectable for a micropower amplifier drawing only 300 μA quiescent current.

When the LM108 is used with feedforward compensation, it is less tolerant of capacitive loading and stray capacitance. Precautions must be taken




FIGURE 2. Open Loop Voltage Gain

to insure stability. If load capacitance is greater than about 75 to 100 pF, it must be isolated as shown in Figure 3. A small capacitor is always needed to provide a lead across the feedback resistor to compensate for strays at the input. About 3 to 5 pF is the minimum value capacitor. Care must be taken to minimize stray capacitance at Pins 1, 2 and 8 when feedforward compensation is used. Additionally, when the source resistance on the noninverting input is greater than 10k, it should be bypassed with a .01 µF capacitor.




FIGURE 3. Decoupling Load Capacitance

As with any externally compensated amplifier, increasing the compensation of the LM108 increases the stability at the expense of slew and bandwidth. The circuit shown is for the fastest response. Increasing the size of C_2 to 20 or 30 pF

will provide 2 or 3 times greater stability and capacitive load tolerance. Therefore, the size of the compensation capacitor should be optimized for the bandwidth of the particular application.

The stability of the LM108 with feedforward compensation is indicated by the small signal transient responses shown in Figure 4. It is quite stable since there is little overshoot and ringing even though the amplifier is loaded with a 50 pF capacitor. Large signal transient response for a 20V square wave is shown in Figure 5. The small positive overshoot is not severe and usually causes no problems.




FIGURE 4. Small Signal Transient Response of LM108 with Feedforward Compensation

The LM108 is unusually insensitive to power supply bypassing with the new compensation. Even with several feet of wire between the device and power supply, it does not become unstable. How-




FIGURE 5. Large Signal Transient Response of LM108 with Feedforward Compensation

ever, it is still wise to bypass the supplies for drill since noise on the V^\pm line can be injected to the summing junction by the 500 pF feedforward capacitor.

The new feedforward compensation is easy to use and offers a factor of five improvement over standard compensation. Slew rate is increased to $1.3V/\mu s$ and power bandwidth extended to 20~kHz. Also, gain error at high frequencies is reduced. This makes the LM108 more useful in precision applications where low dc error as well as low ac error is desired.

REFERENCE:

 Robert C. Dobkin, "Feedforward Compensation Speeds Op Amp," National Semiconductor LB-2, March, 1969.

LM118 Op Amp Slews 70V/µsec

National Semiconductor Linear Brief 17 Robert C. Dobkin September 1971



One of the greatest limitations of today's monolithic op amps is speed. With unity gain frequency compensation, general purpose op amps have 1 MHz bandwidth and 0.3 $V/\mu s$ slew rate. Optimized compensation as well as feedforward compensation can improve op amp speed for some applications. Specialized devices such as fast, unitygain buffers are available which provide partial solutions. This paper will describe a new high speed monolithic amplifier that offers an order of magnitude increase in speed with no loss in flexibility over general purpose devices.

The LM118 is constructed by the standard six mask monolithic process and features 15 MHz bandwidth and 70 V/ μ s slew rate. It operates over a ± 5 to ± 18 V supply range with little change in speed. Additionally, the device has internal unitygain frequency compensation and needs no external components for operation. However, unlike other internally compensated amplifiers, external feedforward compensation may be added to approximately double the bandwidth and slew rate.

DESIGN CONCEPTS

In general purpose amplifiers the unity-gain bandwidth is limited by the lateral PNP transistors used for level shifting. The response above 2 MHz is so poor that they cannot be used in a feedback amplifier. If the PNP transistors are used for level shifting only at DC or low frequencies and the signal is fed forward around the PNP transistors at high frequencies, wide bandwidth can be obtained without the excessive phase shift of the PNP transistors.




FIGURE 1. Simplified Circuit of the LM118

Figure 1 shows a simplified schematic of the LM118. Transistors \mathbf{Q}_1 and \mathbf{Q}_2 are a conventional differential input stage with emitter degeneration and resistive collector loads. \mathbf{Q}_3 and \mathbf{Q}_4 form the second stage which further amplify the signal and level shift the signal towards \mathbf{V}^- . The collectors of \mathbf{Q}_3 and \mathbf{Q}_4 drive a current inverter, \mathbf{Q}_{10} and \mathbf{Q}_{11} to convert from differential to single ended. \mathbf{Q}_9 , which has a current source load for high gain, drives a class B output. The collectors of the input stage and the base of \mathbf{Q}_9 are available for offset balancing and external compensation.

Frequency compensation is accomplished with three internal capacitors. C_1 rolls off on half the differential input stage so that the high frequency signal path is single-ended. Also, at high frequencies, the signal is fed forward around the lateral PNP transistors by a 30 pF capacitor, C_2 . This eliminates the excessive phase shift. Overall frequency response is then set by capacitor, C_3 , which rolls off the amplifier at 6 dB/octive. As previously mentioned feedforward compensation for inverting applications can be applied to the base of C_3 . Figure 2 shows the open loop frequency response of an LM118. Table 1 gives typical specifications for the new amplifier.




FIGURE 2. Open Loop Voltage Gain as a Function of Frequency for LM118.

TABLE 1. Typical Specifications for the LM118

Input Offset Voltage	2 mV
Input Bias Current	200 nA
Offset Current	20 nA
Voltage Gain	200K
Common Mode Range	±11.5V
Output Voltage Swing	±13V
Small Signal Bandwidth	15 MHz
Slew Rate	70 V/μs

OPERATING CONFIGURATION

Although considerable effort was taken to make the LM118 trouble free, high frequency amplifiers are more prone to oscillations than low frequency devices such as the LM101A. Care must be taken to minimize the stray capacitance at the inverting input and at the output; however the LM118 will drive a 100 pF load. Good power supply bypassing is also in order -0.1 µF disc ceramic capacitors should be used within a few inches of the amplifier. Additionally, a small capacitor is usually necessary across the feedback resistor to compensate for unavoidable stray capacitance.

Figure 3 shows feedforward compensation of the LM118 for fast inverting applications. The signal is fed from the summing junction to the output stage driver by C_1 and R_4 . Resistors R_5 , R_6 and R_7 have two purposes: they increase the internal operating current of the output stage to increase slew rate and they provide offset balancing. The current boost is necessary to drive internal stray capacitance at the higher slew rate. Mismatch of the external resistors can cause large voltage offsets so offset balancing is necessary. For supply voltages other than ± 15 V, R_5 and R_6 should be selected to draw about 500 μ A from Pins 1 and 5.




FIGURE 3. Feedforward Compensation for Greater Inverting Slew Rate [†]

When using feedforward, resistor R_4 should be optimized for the application. It is necessary to have about $8\;\mathrm{k}\Omega$ in the path from the output of the amplifier through the feedback resistor and through feedforward network to Pin 8 of the device. The series resistance is needed to limit the bandwidth and prevent minor loop oscillation.

At high gains, or with high value feedback resistors R_4 can be quite low—but not less than $100\Omega.$ When the LM118 is used a fast integrator, with a large feedback capacitor or with low values of feedback resistance, R_4 must be increased to 8 $\rm k\Omega$ to insure stability over a full –55°C to $125^{\circ}C$ temperature range.

One of the more important considerations for a high speed amplifier is settling time. Poor settling time can cancel the advantages of having high slew rate and bandwidth. For example—an amplifier can have severe ringing after a step input. A relatively long time is then needed before the output voltage can be read accurately. Settling time is the time necessary for the output to slew through a defined voltage change and settle to within a defined error of its final output voltage. Figure 4 shows optimized compensation for settling to




FIGURE 4. Compensation for Minimum Settling[†] Time

within 0.1% error. Typically the settling time is 800 ns for a simple inverter circuit as shown. Settling time is, of course, subject to operating conditions external to the IC such as closed loop gain, circuit layout, stray capacitance and source resistance. An optional offset balancing circuit, R_3 and R_4 is included.

The LM118 opens up new fields for IC operational amplifiers. It is more than an order of magnitude faster than general purpose amplifiers while retaining the ease of use features. It is ideally suited for analog to digital converters, active filters, sample and hold circuits and wide band amplification. Further, the LM118 has the same pin configuration as the LM101A or LM741 and is interchangeable with these devices when speed is of prime concern.

TP3000 CODEC System (TP3001 μ-Law, TP3002 A-Law)

General Description

The TP3001 and TP3002 are Pulse Code Modulation (PCM) systems for the digital coding and decoding of analog signals in the voice frequency band. The TP3001 system utilizes μ -law coding of the analog signals while the TP3002 is an A-law system. Each system consists of 2 IC packages. The TP3001 system uses linear part LF3700 and CMOS part MM58100. The TP3002 system uses the same linear part and a different CMOS part (MM58150). Each system samples a filtered (300 Hz \leq f < 3.4 kHz) analog signal at an 8 kHz rate, converts this sampled voltage to an 8-bit companded digital code (µ-law or A-law) and loads this code into a high speed serial output buffer. This output buffer will operate at any speed between 64 and 2100 kilobits per second. Either system will also accept an incoming 8-bit PCM word (again, at any speed between 64 and 2100 kilobits per second) and will automatically interrupt the encode cycle to decode the PCM word and update the CODEC output sample and hold. After decoding, the systems will automatically return to the encoding cycle. This interrupt capability allows either CODEC system to send and receive PCM data asynchronously. These systems were specifically designed for low cost "per line" or per channel CODEC applications.

These IC's contain all the necessary elements required for a complete CODEC system—both the input and output sample and hold, comparator, stable voltage reference, non-linear D/A converter, successive approximation logic, control logic and digital input and output PCM buffers. The user must provide an input aliasing filter (300 Hz $\leq f \leq 3.4$ kHz) such as the AF133 or similar filter. The AF134, or similar filter, is available for use as the output filter (300 Hz $\leq f \leq 3.4$ kHz) which is needed to reject sidebands around 8 kHz and provide correction for the sinx/x frequency distortion introduced by the output sample and hold.

A special auto-zero circuit insures an extremely low idle channel noise and low crosstalk enhancement. During the decode cycle, the non-linear D/A converter is shifted 1/2 LSB, thereby achieving a typical signal to total distortion performance of at least 3 dB better than the D3 channel bank specifications.

The TP3001 system also includes 4 pins for the insertion and extraction of the signaling bits required for D3 channel bank operation.

Features

- TP3001 uses the standard μ-255 code
- TP3002 uses the standard A-law code
- Each 2-chip system includes:
 - Non-linear D/A converter
 - Voltage reference with excellent long term stability
 - Comparator
 - Successive approximation logic
 - Input digital buffer
 - Output digital buffer
 - Input sample and hold
 - Output sample and hold
 - Auto-zero circuit
 - Control logic
- TP3001 system meets or exceeds all relevant D3 channel bank specifications
- Both systems meet or exceed all relevant CCITT specifications
- Analog input range of ±5V
- Analog output range of ±5V
- Input and output PCM words can be clocked at 64 to 2100 kilobits per second
- Incoming PCM word may be asynchronous
- Provision for the insertion and extraction of signaling bits in the TP3001 system
- Open drain PCM out for TRI-STATE® capability
- Low standby power

Applications

- Use with digital switching systems in telephone central office or private branch exchange
- Replace 24 or 32-channel shared CODEC in telephone channel bank
- Use to digitize voice and similar analog signals for low noise transmission and reception

Simplified Block Diagram MM58100 OR MM58150 COMPARATOR OUTPUT PCM SUCCESSIVE O PCM OUT ANALOG IN C BUFFER PROXIMATION INPUT REGISTER SAMPLE AND HOLD CONTROL AUTO-LOGIC REFERENCE ZERO DUTPUT SAMPLE. INPUT PCM NON-LINEAR AND HOLD O PEM IN ANALOG OUT O D/A CONVERTER BUFFER

Absolute Maximum Ratings

V⁺ to Gnd V[−] to Gnd Voltage at Any Pin Except Digital Inputs or Digital Outputs

15V -15V V⁺ to V⁻ Voltage at Any Digital Input or Output Operating Temperature Range Storage Temperature Lead Temperature (Soldering, 10 seconds) -0.3 to +5.5V 0°C to +70°C -65°C to +150°C 300°C

Electrical Characteristics

 V^{+} = 12V, V^{-} = -12V, VEE = -12V (Note 4) over operating temperature range, unless otherwise specified.

PARAMETER	CONDITIONS	MIN	TYP	MAX	UNITS
Signal-to-Distortion	Method 1:		+	1 11/2/	UNITS
TP3001 or TP3002 Either Encoding or	A Suitable Noise Signal Applied to the		2		
Decoding	Coder Input Between -55 dBm0 and		1	1	dB Above the CCI
	-3 dBm0 (Refer to CCITT Rec. G712)	ĺ			Limits Shown in
	Paragraph 9, Method 1), (Figure 4)		1		Figure 1.
		1			
	Method 2:		-		
	Measured with C Message Weighting				
	Filter, 1020 Hz Input Signal		1		
	0 dBm0 to30 dBm0	36		1	dB
	-40 dBm0	30			₫B
	-45 dBm0	25			dB
	(Figure 5)	1			1
Gain Tracking Error	Method 1:	-			
TP3001 or TP3002 Either Encoding or	Deviation From Gain at 10 dBm0				
Decoding	A Suitable Noise Signal Applied to				
	the Coder Input Between60 dBm0 and	1			Within Limits
	-10 dBm0 (Refer to CCITT Rec. G712,	1			Shown in Figure 2
	Paragraph 11, Method 1, (Figure 4)	Į.	1		(Note that Figure
	1 and 2 april 11, method 1, 17 igine 4)		-	1	2 is 1 2 of the
		Ì	İ		Limits Set By
	11	1		1	CCITT.)
í	Method 2:	1	-		
	Deviation From Gain at 0 dBm0	i		ļ	
	1020 Hz Input Signal			1	
	3 dBm0 to -37 dBm0	-0.25		+0.25	dB
	-37 dBm0 to -50 dBm0	-0.50	1	+0.50	dB
4	(Figure 6)	1			
Idle Channel Noise	Input Terminated with 60012				•
TP3001	No Signaling Present	1	12		dBrnc0
TP3002	With Signaling Inserted Every 6th Frame		72		
	(Figure 7)	-	1 /2		dBm0p
Single Frequency Distortion	1020 Hz Input Signal at 0 dBm0, (Figure 8)	1			
Reference Voltage	(Note 1)			40	dBm0
Temperature Coefficient of Reference Voltage	(Note 1)	5.25	5.50	5.75	V
Decoder 0 dBm0 Output Level			±1.5		mV/°C
,	(Note 1)	2.58	2.70	2.82	Vrms
ntrachannel Crosstalk					
Go-to-Return Crosstalk TP3001, TP3002	Level at Decoder Output Due to a 0 dBm0		-62	Ì	dBm0
	Signal Being Encoded (Figure 9)		1 02		. ability
Return-to-Go Crosstalk TP3001, TP3002	Level at Encoder Output (Measured Via	1	70		
	Independent Decoder) Due to a 0 dBm0		-70		dBm0
	Signal Being Decoded (Figure 10)				
nterchannel Crosstalk	- and being becoded (Figure (U)	Ī			
TP3001		1			
11 3001	Level at Decoder Output When a -80 dBm0	ĺ	-83		dBm0
TP3002	Signal is Applied to Encoder Input	1			
173002	Level at Decoder Output When a -75 dBm0		-78		dBm0
	Signal is Applied to Encoder Input	1			
	(Figure 11)				
nalog Output Frequency Response	300 ≤ f ≤ 3.4 kHz		±0.05	1	an news
•	4 4 4 4 4 4 4 4 4 4 4 4 4 4 4 4 4 4 4 4		±0.05		dB Deviation
					From Theoretical
		1		- 1	sinx/x Response
	T .	1 '	i i		(Figure 3)

Electrical Characteristics (Continued)

 $V^+ = 12V$, $V^- = -12V$, $V_{FF} = -12V$ (Note 4) over operating temperature range, unless otherwise specified.

PARAMETER	CONDITIONS	MIN	TYP	MAX	UNITS
Digital Inputs (Excluding Power Down)	(Note 5)				
Logical "1" Input Voltage	1	4.0			٧
Logical "1" Input Current	Digital V _{IN} = 5V			1	μΑ
Logical "0" Input Voltage	1			8.0	٧
Logical "0" Input Current	Digital V _{IN} = 0V		_	-1	μA - - -
Pin Capacitance			5		₽F
PCM Out (Open Drain, Note 3)	1]			
Logical "0" Output Voltage	IOUT = 5.4 mA	j		0.4	٧ .
Pin Capacitance			10	150	pF
Fall Time	1 kΩ Resistor to +5V		50	150	ns
	100 pF Capacitor to Ground				
Si Out (Open Drain, Note 3)				,	.,
Logical "0" Output Voltage	I _{OUT} = 1.0 mA		_	0.4	V 55
Pin Capacitance	10.00	1	5 1.0	1.5	pF μs
Fall Time	10 kΩ Resistor to +5V		1.0	1.5	μο
	50 pF Capacitor to Ground	ì	***		
PCM In Set-Up Time			100		ns
PCM In Hold Time	,	}	50		ns
So Set-Up Time			500		ns
So Hold Time			50		ns
Master Clock Frequency, Fc	For Proper Operation	1	128	1	kHz
	Duty Cucle = 50% ±10%				
PCM Buffer Clocks, Fbo and Fbi	Fo and Fi = 8 kHz	64		2100	kHz
	F _{bo} , F _{bi} Duty Cycle = 40-60%				
Propagation Delays					
Fbo to Valid PCM Out		50	150	250	ns
F; to Valid S;		1.0	2.3	3.5	μ s.
System Power Dissipations	,		1		
Power ON State	F _{bo} = F _{bi} = 1.544 MHz		250	300	mW
	F _{bo} = F _{bi} = 2.048 MHz	l	300	{	mW

Note 1: The relationship between the digital coding and the relative audio signal level is fixed as follows: a sine wave of 1 kHz and a nominal level of 0 dBm0 should be present at the audio output of the decoder when the appropriate character sequence shown below is applied to the decoder input.

		TP3	001 S	YSTE	M		
			μ-L/	AW			
MSB	2	3	4	5	6	_7_	LSB
0	0	0	1	1	1	1	0
0	0	0	0	1	0	1	1
0	0	0	0	1	0	1	1
0	0	0	1	1	1	1	0
1	0	0	1	1	1	1	0
1	0	0	0	1	0	1	1
1	0	0	0	1	0	1	1
1	0	0	1	1	1	1	0

	TP3002 SYSTEM						
			A·L/	\W			
MSB	2	3	4	5	6	7	LSB
0	0	1	1	0	1	0	0
0	0	1	0	0	0	0	1
0	0	1	0	0	0	0	1
۵	o	1	1	0	1	0	0
1	0	1	1	0	1	0	0
1	0	1	0	0	0	0	1
1	0	1	0	0	0	0	1
1	ò	1	1	0	1	0	0

The resulting theoretical load capacity (T_{MAX}) is 3.17 dBm0 for the TP3001 system (μ -law) and 3.14 dBm0 for the TP3002 system (A-law). Note 2: The PCM transmit filter must be AC coupled to the CODEC and a resistor of 24 k Ω or lower must be tied between analog in and analog ground, CODEC input impedance will then appear as 24 k Ω .

Note 3: PCM OUT and S_i are open drain outputs and will require external pull-up resistors to +6V maximum. 1 k Ω for PCM OUT and 10 k Ω for S_i are recommended when $F_{b0} = F_{bi} = 2.1$ MHz.

Note 4: Special care must be taken to assure that the substrate to ground pn junction is never forward biased. In cases where the negative power must be open circuited, it is recommended that a high current diode (1 amp Schottky) be placed between V and ground. It is further recommended that the power supply turn-on sequence be as follows: V or ground first, followed by V. Power supply turn-off should reverse the procedure.

Note 5: For TTL or LS compatibility, external pull-up resistors are required between the digital inputs and the TTL or LS logic power supply.

System Description (Refer to block diagrams)


The master clock for the system is Fc and must be run at 128 kHz which divides the 125 µs (1/8 kHz) time-frame into 16 time slots. The rising edge of the Output Sync (Fo) initiates the encoding cycle. The Input Sample and Hold Control (IN S/H CNTL) will go high for 19 us thereby causing the input sample and hold to acquire a new input analog voltage. This acquired analog voltage is presented to a UNITY GAIN BUFFER located on the CMOS chip and then forwarded to the positive comparator input on the linear chip. The successive approximation will then begin. The SUCCESSIVE APPROXI-MATION REGISTER will first load a zero code into the NON-LINEAR D/A CONVERTER. The output of the D/A converter goes to a second unity gain buffer and then to the negative input of the comparator on the linear chip. The comparator will then decide if the sampled analog voltage is positive or negative. If the analog input voltage is positive, the CONTROL LOGIC will pull the polarity control line high, which in turn will cause the voltage reference on the linear chip to deliver a positive reference voltage to the NON-LINEAR D/A CONVERTER. Conversely, if the analog input voltage is negative, a negative reference voltage will be applied to the NON-LINEAR D/A. The successive approximation will turn ON the second bit to the NON-LINEAR D/A CONVERTER and a decision is made to either leave that bit ON, or turn it OFF. The logic will then turn ON the third bit and make a decision to leave that bit ON or turn it OFF. In this way, the analog input voltage can be converted into the standard 8-bit µ-law or A-law code in 8 clock cycles.

At the end of the encode cycle the 8-bit code is loaded into the OUTPUT PCM BUFFER. The word is read out serially (MSB first) on PCM OUT by the Output Clock (F_{bo}) and the Output Sync (F_{o}) .


The incoming PCM word is read in serially (MSB first) on the PCM IN line by the Input Clock (F_{bi}) and the Input Sync (F_i). When the input word has been read in and F_i goes low, the system will immediately switch over to the decode mode. The current status of the successive approximation is temporarily stored while the decode word is delivered to the NON-LINEAR D/A CONVERTER. During decode, the ladder is shifted the required 1/2 LSB to minimize distortion. The CONTROL LOGIC will then raise the Output S/H Control line so that the Output Sample and Hold will acquire this new output voltage. After 4 clock cycles the circuit will return to the encode mode. The analog output of the system will therefore be a staircase type output with the associated sinx/x frequency distortion, (Figure 3).

The system incorporates an AUTO-ZERO circuit to ensure a low DC offset for the encoding process, and very low idle channel noise. The encoded MSB (the sign bit) is latched on the MSB OUT pin. This signal then is fed to a simple external low pass RC filter (with a time constant of about 100 ms to 1 sec) and then to the AUTO-ZERO pin on the LF3700. The DC voltage on this pin will adjust the offset of the input sample and hold to correct for any offset voltage in the encoding path. This will also correct for up to ±20 mV DC offset voltage present in the analog input signal. This scheme simply forces equal numbers of positive and negative voltages over the long term.

There are 4 pins available in the TP3001 system for the insertion and extraction of signaling bits. The operation of these pins is covered in the timing diagrams.



Note. Pin 3 of the LF3700 should be connected to analog ground. Pin 3 of the LF3701 is a power down control; logic high (5V) is the power down standby mode for the TP3000 systems.



Note. Pin 3 of the LF3700 should be connected to analog ground. Pin 3 of the LF3701 is a power down control; logic high (5V) is the power down standby mode for the TP3000 systems.

Ordering Information

SYSTEM	ORDER LINEAR PART:	AND CMOS PART:
TP3001 (μ-law)	LF3700D	MM58100D
TP3002 (A-law)	LF3700D	MM58150D

Description of Pin Functions

required.

CMOS	PIN	FUNC	TIONS
-------------	-----	------	-------

MM58100 PIN NO. 1	MM58150 PIN NO. 1	NAME F; (INPUT SYNC)
2	2	F _{bi} (INPUT PCM . CLOCK)
3	-	F _{Si} (MM58100 INPUT SIG- NALING ENABLE)
4	-	S; (MM58100 INPUT SIG- NALING BIT)

CMOS PIN FUNCTIONS: (Continued)

FUNCTION	MM58100 PIN NO.	MM58150 PIN NO.	NAME	FUNCTION
When this line goes high, the data on the PCM IN line is shifted into	5	4	PCM IN	The incoming PCM word is received on this line.
the INPUT PCM BUFFER by Fbi (INPUT CLOCK). This line must be high for 8 clock pulses of Fbi. When Fi goes low, the incoming PCM word is loaded into the NON-	6	quan	S ₀ (MM58100 OUTPUT SIGNALING BIT)	When the F _{so} (OUTPUT SIGNAL- ING ENABLE) line is high the LSB of the PCM word in the OUTPUT BUFFER is replaced by the logic state on this line.
LINEAR D/A CONVERTER and the OUTPUT SAMPLE AND HOLD is placed in the acquire mode During decode, the D/A converter is shifted 1/2 LSB. After the decode	7		F _{so} (MM58100 OUTPUT SIGNALING ENABLE)	When this line is high and F _O (OUT-PUT SYNC) is low, the logic level on S _O (OUTPUT SIGNALING BIT) is transferred to the LSB of the OUTPUT PCM BUFFER.
is complete, the successive approximation will resume. The leading edges of this clock will serially shift the data on the PCM IN line into the INPUT PCM BUFFER when the F; (INPUT SYNC) line is high.	. 8	5	F _C (MASTER CLOCK)	This is the principal clock of the CODEC system. All CODEC functions with the exception of Fig. (INPUT SYNC) and Fbj. (INPUT CLOCK) are synchronized to Fc. This clock frequency should be 128 kHz.
When this line is high, the falling edge of F; (INPUT SYNC) will transfer the LSB on the incoming PCM word to S; (INPUT SIGNAL-	9	6	COMPOUT	This is the output of the analog comparator which is used in the successive approximation conver- sion.
(NG BIT). The PCM word is then decoded as a 7-bit code.	10	7	MSB OUT	The encoded MSB appears on this line for use in the AUTO ZERO function.
When F _{SI} (INPUT SIGNALING ENABLE) is high, the LSB of the incoming PCM word is transferred to this line and latched by the falling edge of F _I (INPUT SYNC). An	, 11	8	PCM OUT	The result of the digital encoding is available on this line. A 1k external resistor to the digital positive supply is required.
external pull-up resistor of 10k to the digital positive supply is	12	9	D GND (DIGITAL	All digital signals should be referenced to this line.

(GND)

Description of Pin Functions (Continued)

CMOS PIN FUNCTIONS: (Continued)

MM58100 PIN NO.	MM58150 PIN NO.	NAME	FUNCTION
13	10	F _{bo} (OUT- PUT PCM CLOCK)	The falling edges of this clock will serially shift the PCM word in the PCM OUTPUT BUFFER to the PCM OUT line.
14		No Connection	on
15	17	Fo (OUTPUT SYNC)	When this line goes high, the output PCM word can be shifted out by Pbo (OUTPUT CLOCK). This line must be high for 8 clock pulses of Fbo. When Fo goes high, the following sequence is initiated: the INPUT SAMPLE AND HOLD first acquires the ANALOG IN voltage and a successive approximation conversion is made on that voltage using the NON-LINEAR D/A CONVERTER and the COMPARATOR. The resulting 8-bit PCM word is then loaded into the OUTPUT PCM BUFFER.
16	12	A GND (ANALOG GROUND)	All analog signals should be referenced to this line.
17	13	A GND (ANALOG GROUND)	All analog signals should be referenced to this line.
18	14	VREF .	This is the +VREF or the -VREF for the NON LINEAR D/A CON- VERTER.
19		No Connectio	
20	15	POL CNTL (POLARITY CONTROL)	This is the digital command for +VREF orVREF.
21	16	OUT S/H CNTL (OUT-	This is the digital command for the OUTPUT SAMPLE AND HOLD to acquire a new voltage.
22	17	+COMP IN (NON-IN- VERTING COMPAR- ATOR INPUT)	This is the output of the buffer amplifier for the input sample and hold. This is connected to the +COMP IN pin on the linear chip.
23	18	IN S/H OUT	This is the input of the buffer amplifier for the input sample and hold. This is connected to the output of the input sample and hold on the linear chip.
24	19	D/A OUT	This is the output voltage of the NON-LINEAR D/A CONVERTER.
25	20	VDD	This is the positive voltage supply for the digital chip which is provided by the analog chip.
26 27	_ 21	No Connection VEE	This is the negative supply voltage
28	22	IN S/H CNTL (INPUT SAM- PLE AND HOLD CON- TROL)	for the digital chip (~12V). It is the digital command for the INPUT SAMPLE AND HOLD to acquire a new voltage

LINEAR PIN FUNCTIONS:

LF3700

PIN	NAME	FUNCTION
NO.	NAME	FUNCTION
	COMP IN	TO A STATE OF THE
1	+COMP IN (NON-INVERT-	This is tied to the +COMP IN pin on the CMOS chip
	ING COMPAR-	CMOS chip.
	ATOR INPUT)	
2	-COMP IN	This sind an the D/A OUT pip on the
4	(INVERTING	This is tied to the D/A OUT pin on the CMOS chip and the OUTPUT SAMPLE
	COMPARATOR	AND HOLD INPUT pin on the linear
	INPUT)	chip.
3	POWER DOWN	Connect to Analog Gnd - LF3700
~	FOWEIT CO	(LF3701 see note System Block Diagram).
4	IN S/H CNTL	This is tied to the IN S/H CNTL pin on
,	(INPUT SAM-	the CMOS chip.
	PLE AND HOLD	the GWO3 chip.
	CONTROL)	
5	COMP OUT	This is tied to the COMP OUT pin on the
	(COMPARATOR	CMOS chip.
	OUTPUT)	ones one.
6	POL CNTL	This is tied to the POL CNTL pin on the
	(POLARITY	CMOS chip.
	CONTROL)	
7	VREF	This is tied to VREF on the CMOS chip.
8	OUT \$/H	This is the analog input to the OUTPUT
	INPUT (INPUT	SAMPLE AND HOLD. This should be
	TO OUTPUT	connected to the D/A OUT pin on the
	SAMPLE AND	CMOS chip and the inverting comparator
•	HOLD)	input pin on the linear chip.
9	A GND	All analog signals should be referenced to
	(ANALOG GROUND)	this line.
10	GROUND) OUT S/H CAP	A low leakage, 200 pF capacitor should
10	OUT S/H CAP (OUTPUT SAM-	A low leakage, 200 pF capacitor should be connected from this line to ANALOG
	PLE AND HOLD	GROUND.
	CAPACITOR)	GROUND,
11	A OUT	This is the output of the OUTPUT
*	IANALOG	SAMPLE AND HOLD.
	OUTI	SAWPLE AND HOLD.
12	OUT S/H	This is tied to the OUT S/H CNTL pin
	CNTL (OUTPUT	on the CMOS chip.
	SAMPLE AND	of the Chros chip.
	HOLD CONTROL)	
13	D GND	All digital signals should be referenced to
	(DIGITAL	this line.
	GROUND)	
14	AUTO Z	This is connected to the MSB OUT line
	(AUTO ZERO)	of the CMOS chip after an external low
		pass filter.
15	A IN	This is the appropriately filtered analog
	(ANALOG IN)	input.
16	V*	This is the positive supply voltage for the
		analog chip.
17	IN S/H OUT-	This is the analog output voltage of the
	PUT (OUTPUT	INPUT SAMPLE AND HOLD. This is
	OF INPUT	tied to the IN S/H OUT pin on the CMOS
		chip.
• 0	HOLD)	
18	IN S/H CAP	A low leakage, 200 pF capacitor should .
		be connected from this line to analog
		ground.
19	CAPACITOR)	
ıs	VDD	This is the positive supply voltage for
		the CMOS chip. This is tied to V _{DD} on the CMOS chip.
20		This is the negative supply for the linear
	•	chip.
		crip.

Typical Performance Characteristics




FIGURE 1. Typical Signal/ Total Distortion Ratio as a Function of Input Level with a White Noise Source




FIGURE 2. Maximum Gain Tracking Error (△Gain) as a Function of Input Level with a White Noise Source






FIGURE 3. Output sinx/x Frequency Response



The Marconi TF2807A's noise output has a probability distribution of amplitude approximating a Gaussian distribution which is band limited to conform with the latest CCITT recommendations.

Switch position A - Perfect encode; decode TP3000 Switch position B - Encode TP3000; perfect decode

FIGURE 4. Test Set-Up for Signal-to-Distortion and Gain Tracking Using a Noise Source




Switch position A — Perfect encode; decode TP3000 Switch position B — Encode TP3000; perfect decode

FIGURE 5. Test Set-Up for Signal-to-Distortion Using a 1020 Hz Signal


^{*}Perfect encode or decode is μ -law when testing TP3001 and A-law when testing TP3002

Test Set-Up Diagrams* (Continued)



Switch position A - Perfect encode; decode TP3000 Switch position B - Encode TP3000; perfect decode

FIGURE 6. Test Set-Up for Gain Tracking Using 1020 Hz Signal




Determine the 0 dBm0 level on the HP3555B and then measure the idle channel noise with the HP3555B in the C-MSG-mode. The noise in dBrnc0 is 90 dBm0-A, where A is the idle channel noise measurement down from the 0 level (in dB).

FIGURE 7. Test Set-Up for Idle Channel Noise

^{*}Perfect encode or decode is μ -law when testing TP3001 and A-law when testing TP3002

Test Set-Up Diagrams* (Continued)



The output at any frequency (except 1020 Hz) should be at least 40 dB down. The two frequencies of interest are the second and third harmonics (2040 Hz and 3060 Hz)

Switch position A -- Perfect encode; decode TP3000 Switch position B - Encode TP3000; perfect decode

FIGURE 8. Test Set-Up for Single Frequency Distortion




FIGURE 9. Test Set-Up for Go-to-Return Crosstalk

^{*}Perfect encode or decode is µ-law when testing TP3001 and A-law when testing TP3002

Test Set-Up Diagrams* (Continued)






FIGURE 10. Test Set-Up for Return-to-Go Crosstalk




Switch position A — Perfect encode; decode TP3000 Switch position B — Encode TP3000; perfect decode

FIGURE 11. Test Set-Up for Interchannel Crosstalk


^{*}Perfect encode or decode is µ-law when testing TP3001 and A-law when testing TP3002






SIGNALING (TP3001 Only)


Fso, So, Fo Timing Relationships



Fsi, Si, Fi Timing Relationships

DRAIN







Section 17

Appendices/ Physical Dimensions



Appendix I. Reliability and the Hybrid Device

This article is abstracted from a more comprehensive publication of National Semiconductor's Reliability Department entitled *The Reliability Handbook*.

It is primarily intended to explain how the applicable MIL standards have been modified to accommodate the special characteristics of hybrid products in general. For specific processing flows employed by National Semiconductor, please refer to *The Reliability Handbook*.


Introduction

The majority of the reliability concerns that have been discussed up to this point have been discussed in terms pertaining to monolithic integrated circuits, that is, devices which contain a single die. However, many military systems also use hybrid devices. Although most of the requirements of Mil-Std-883 and Mil-M-38510 are applicable to hybrids as well as monolithic devices, there are several considerations that are unique to hybrids.

Discussion of these considerations must begin with a brief definition of a hybrid. The dictionary defines "hybrid" as "anything of mixed origin." The hybrid microcircuit fits that definition, since the typical hybrid utilize a number of components from more than one technology to perform a function which could not be achieved in monolithic form with the same parametric efficiency or at the same or lower cost. Hybrids may be subdivided into multichip devices, simple hybrids and complex hybrids.

1.0 Multichip Devices

A multichip device is one which contains several chips (active or passive); and may contain a substrate, but will have no thin or thick film elements on the substrate. Typically, these



are constructed either to provide a dual version of a conventional monolithic device (such as the LH2111 dual LM111 comparator) or to combine the functions of several chips which need no additional components to function together (such as a PNP/NPN transistor pair, which could not be fabricated on one die).


1.1 Processing of Multichip Devices

Multichip devices are normally processed iden-

tically to monolithic devices. The only required change in the flow is that precap must be performed in accordance with Method 2017 of Mil-Std-883 where both integrated circuit and discrete dice are used in the same device, or when a substrate is employed. Method 2017 will be discussed in more detail later. All other screening for multichip devices would be in full compliance with Mil-M-38510 (where specified) and Mil-Std-883, or Mil-S-19500 and Mil-Std-750 (where all of the dice utilized are discrete dice). For further discussion of Mil-S-19500 and Mil-Std-750, refer to Chapter 7.

2.0 Simple Hybrids

Simple hybrids (which are defined as those with an inner seal perimeter of less than 2.0 inches¹) are more complex than the multichip devices. They will contain one or more dice, with the dice mounted on a substrate (normally ceramic or alumina) which also has deposited



on it metallization traces and other thin or thick film components² (such as resistors and capacitors). The dice will be connected electrically to the substrate with bonding wires, and the substrate will then be connected to the package pins either with solder rings (header packages) or bond wires (flat pack and dual-inline). Simple hybrids are, in many cases, "off the shelf" parts that lend themselves readily to standardized reliability screening techniques.

- The inner seal perimeter is the perimeter of the cavity. This definition has been established by Mil-Std-883, Method 5008.
- 2 Thin film components are those which are 5 microns (5 × 10⁴ ×) or less in thickness. Thick film components are those which are greater than 5 microns. Thin and thick film components may be printed on a substrate through a number of techniques, including screening, evaporation, and the like.

2.1 Processing of Simple Hybrids


Most of these hybrids are screened in accordance with Class B of Method 5004 of Mil-Std-883 with the substitution of the hybrid visual criteria of Method 2017 for the criteria of Method 2010, although in some cases, the device may be screened per the complex hybrid procedures of Method 5008, which shall be discussed later. If this optional method is employed, centrifuge testing must be done at 30,000 G's in the Y1 axis. The change in precap method is done in order to evaluate problem areas that are unique to hybrids.

2.2 Die Visual Inspection

The visual inspection of the dice is performed in accordance with the relevant paragraphs of either Method 2010 of Mil-Std-883 (for IC dice) or Method 2072 of Mil-Std-750 (for discrete dice), but several of the added components utilized by the hybrid manufacturer have characteristics which make them incompatible for either method. Inspection criteria has, therefore, been provided in Method 2017 for passive chip components.3

2.3 Substrate Visual Inspection

There are additional unique considerations presented by the ceramic substrate. In essence, the substrate could be viewed as a small printed circuit board. However, unlike a



printed circuit board, which has only electrical


traces on it, the substrate has circuit elements also deposited on it. Once the substrate has been fabricated, the components will be deposited onto the substrate, and the dice attached in their appropriate positions. Bond wires will then be attached between the dice and the substrate, and between metal traces on the substrate. This second category of bond is referred to as a "skip bond", "jump bond", or "substrate bond". In some instances, skip bonds are utilized to patch voids in the substrate metallization, but, for 38510 QPL devices, this is limited to one patch which must be made with a minimum of two wires. Few high-volume hybrid manufacturers employ patching, and it tends to be used more widely with small-volume, large substrate devices.

2.3.1 Substrate Cracks

There are a number of substrate defects that could adversely affect reliability, and 2017 adds criteria covering each of these. For example, cracks in the substrate could lengthen as the device is exposed to thermal or mechanical stresses. An extended crack could extend through a substrate metal trace, thus opening the circuit. To prevent this, 2017 requires rejection of any substrate containing a crack .005 inch or greater in length that extends toward an operating portion of the circuit, a crack of any length that is closer than .001 inch to an operating portion of the circuit, or a crack of any length that does not begin at the edge of the substrate.

2.3.2 Substrate Chips and Holes

Chips or holes in the substrate could also lead to cracking or breaking problems over time. As a result, 2017 rejects any substrate which contains holes that are not present by design (such as component mounting holes, alignment holes, or through-lead holes) or chip outs in the ceramic that reduce any metallized area to less than 50% of its designed width. In addition, to prevent the possibility of damage to or shorting of the bond wire or other metallization, 2017 requires rejection of any substrate which has a large enough portion of an adjacent substrate attached to cause the substrate to exceed the allowable substrate dimensions. 2017 also



^{3.} An active device is a device which converts input signal energy into output signal energy through interaction with the energy from an auxiliary source or sources When subjected to a voltage or current, it exhibits either gain (amplification) or control (such as logic or regulation) characteristics Passive devices, then are those which exhibit no gain or control (such as resistors, capacitors, the like).

requires rejection of any substrate with attached components closer than .003 inches to the edge of the substrate.

2.3.3 Substrate Metallization

Metallization void and scratch criteria for the substrate are similar to the criteria for die metallization in Method 2010, since the reliability constraints are essentially the same. Additional criteria, however, have been added to cover the metallization over the dielectric area of a deposited thin film capacitor or crossover. Metallization corrosion, adherence, probe damage, bridging and alignment criteria also follow very closely the criteria of Method 2010.

2.3.4 Resistor Visual Inspection


Resistors are deposited on the surface of the substrate through either thick film or thin film processes, and then (in many cases), trimmed to required tolerances with a laser beam or with abrasives. These resistors also require inspection to screen out potential defects. Since repaired resistors are less likely to be reliable than those which are deposited correctly the first time, any evidence of resistor repair is cause for rejection. Residual resistor material in the trim area is also cause for rejection. Criteria are also established for cracks, voids, separation between resistors and other conductors, minimum line-width and minimum posttrim width. Each of these criteria addresses itself to an area where a defect in the resistor could lead to eventual circuit degradation or failure.

2.3.5 Die Attach

The criteria for die-attach is also quite similar to the die-attach criteria for monolithic devices. Where conductive material is used for die or component mounting, additional criteria have been supplied for clearance between the mounting medium and other metallization on the substrate.

2.3.6 Substrate Attachment to the Package


Another set of criteria deals with the mounting of the substrate to the package. Two methods of substrate attachment may be employed. The first, which is utilized for flat packages and those dual-in-line packages whose leads pass through the side rather than the base of the package, employs the use of a mounting material under the substrate. In order to allow the mounting material to flow out from the substrate properly, many substrates are fabricated with a narrower base area, usually referred to as the pedestal. When mounting material is used under the substrate for a header package (which is normally done only



for high power devices where substantial heat must be dissipated through the substrate to the package itself), the pedestal is important since excessive outflow of a conductive mounting material could short the pins; however, many

hybrids are manufactured without pedestals.

The second method of attachment, normally used for header packages and for dual-in-line packages (normally of the larger, module variety) whose leads pass through the base of the package, employs the use of solder rings (or "doughnuts") reflowed over the pin where it passes through the mounting holes in the substrate. The solder preforms also accomplish a second important function: they provide electrical contact between the substrate and the pins, thus eliminating the need for additional



bond wires. Where multiple substrates are used, this mounting technique will always be used for the upper substrate. A non-conductive ceramic spacer will be placed over each pin to position the upper substrate. The fact that the upper substrate obstructs visual examination of the lower substrate requires that the lower substrate be completely mounted and inspected before the second substrate is attached.

The criteria for substrate attachment are directed to the same concerns discussed in the die mounting area. If the substrate attaching medium does not have adequate clearance

from active metal areas (including leads), if it contains potentially hazardous foreign material, or if there is either too much or too little mounting material, the device will be rejected.

One problem that occurs frequently in visual inspection of hybrids is in the implementation of the criteria of 3.1.5.1a of Method 2017, which requires solder or alloy material to be visible around at least 50% of the substrate perimeter or to be continuous on two sides of the substrate (whichever is less). On devices where the substrate is installed in a cavity (such as a flat package), the package sides obstruct evaluation of this criteria. On headers where a non-pedestal substrate is employed with conductive mounting material, the mounting

SUBSTRATE MOUNT
MATERIAL WOULD
ONLY BE UNDER
CENTER OF SUBSTRATE

DUAL-IN-LIME
SIDES OF PACKAGE
OBSCURE SUBSTRATE
FILLET

NOMPEDESTAL
SUBSTRATE

FIGURE 7

material cannot flow out far enough to be seen without potentially shorting the pins. On pedestral substrates, the posts will interfere with evaluation of this criteria. In many cases, this criteria is waived at internal visual, and an X-ray screen (which can view alloy coverage) added to the screening flow.

2.3.7 Bonds, Lead Wires and Foreign Material

The criteria for bonds, lead wires, and foreign material within Method 2017 are essentially identical to those of Method 2010, since the reliability considerations in these areas are the same.

3.0 Complex Hybrids

The testing of larger, more complex hybrids (which are defined as those with a cavity perimeter of greater than 2 inches) does require some additional modifications to the flows defined by Methods 5004 and 5005. This modification is accomplished in Method 5008 of Mil-Std-883.

3.1 Assembly Constraints

Two requirements are added prior to the assembly of the device. The first is for package qualification (as shown below in Table 1).

With the exception of hermeticity testing, which is required on each package lot, this testing is only required for the first lot of packages, and must be repeated only if constructional changes are made to the package.


TABLE 1 PACKAGE QUALIFICATION TESTING

SUBGP	TEST	METHOD	CONDITION	LTPD
1	Seal	1014	Cond A (Prior to lid attach-Modified method)	5 PKGS
	Internal Water Vapor Content	1018	6000 ppm max at 100°C (Must be performed on fully assembled parts)	1 PKG
<u>.</u>	Physical Dimensions	2016	, ,	LTPD = 15
2	Lead Integrity	2004	Cond B2 (Lead Fatigue)	LTPD = 15
	Seal (fine and gross)	1014		C1FD = 15
3	Thermal Shock	1011	Cond B min, 15 cycles min	LTPD = 15
	Temperature Cycle	1010	Cond C, 100 cycles min	LIPD = 15
	Moisture Resistance	1004	, , , , , , , , , , , , , , , , , , , ,	
	Seal (fine and gross)	1014	i	
	Visual examination		per visual criteria of Method 1004	
4	Mechanical Shock	2002	Cond C min, Y ₁ axis only	LTPD = 15
	Particle Impact Noise Detection	2020	Cond A or B	CIFDEIS
	Constant Acceleration	2001	Cond B min, Y ₁ axis only	
}	Seal (Fine and gross)	1014	, , =,	
	Visual examination	ļ	in accordance with Method 1010 or 1011	
5	Salt Atmosphere	1009	Cond A	LTPD ≈ 15
Į	Seal (Fine and Gross)	1014		LIPUE 15
	Visual examination		per visual criteria of Method 1009	
6	Solderability	2003	Soldering temperature of 260°C ± 10°C	LTPD ≈ 15

Secondly, Method 5008 requires that all dice be electrically tested for DC parameters at 25°C prior to assembly onto the substrate. Although no manufacturer of high reliability monolithic devices would normally assemble devices with untested dice, there is no mandatory requirement in either Mil-Std-883 or Mil-M-38510 that those dice be tested prior to assembly. Since the electrical yield of a hybrid will be the cumulative yields of the individual dice (for example, a hybrid with one chip yielding 80%, two yielding 50% and one yielding 40% would be 8%, or .8 \times .5 \times .5 \times .4), it is important that as many potentially unacceptable die as possible be weeded out prior to assembly.

3.1.1 Extended Die Testing

The problem of die yields has led to several developments. The most basic improvement in hybrid yields has been accomplished through the development of soft-gold probe tips which. when used with temperature chambers, allow electrical testing at the wafer level to be performed at several temperatures, both AC and DC, without disrupting the surface of the bonding pad in the manner that three or four tests with a conventional hard steel probe would. The soft-gold probe does not leave an impression in the metal of the bonding pad. With a conventional probe, the impression in the pad makes bonding difficult (or in some cases impossible) at the point where the probe makes contact, and multiple probing would leave insufficient bondable area on the pad.






FIGURE 8

3.1.2 The Chip Carrier

Two other recent developments are of even greater value to the manufacturer of complex hybrids. Even if electrical yields of 100% could be guaranteed, the hybrids manufacturer must still contend with burn-in yields. A 10-chip hybrid where each chip yielded 95% through burn in would have a cumulative yield of 60% (.9510). Obviously, the ability to burn-in dice prior to assembly could allow radical improvements in yield. One method for doing so involves the use of an intermediate package called a leadless package or chip carrier (which looks like a small flat-pack with the leads removed). The chip carrier functions like a conventional package, but is small enough that it can be installed on a hybrid substrate which will later be installed in a larger package. For very complex dice (such as microprocessors) it affords the hybrid manufacturer a means of extensively testing a die before further assembly, thus avoiding expensive rework.

3.1.3 Die on Tape

A second method of accomplishing the same pretesting involves the use of die-on-tape. In this approach, which is still in the developmental stage, the die is attached to what looks like a small lead frame. The lead frame allows electrical access to the die for testing purposes and subsequently replaces bonding wires as a means of connecting the die to the substrate. An additional advantage is found in the fact that the lead frame is stronger than bonding wire. Chip-on-tape, however, has one drawback. Because the die itself is exposed, care must be taken in handling the tape, and all accelerated temperature testing, including burn-in, must be done in an inert atmosphere (such as dry nitrogen) to prevent corrosion of the bonding pads or any other exposed metal.

There are currently two approaches to chip on tape, one which requires bumps on the chip in order to attach it to the tape, the other of which has the necessary bump on the tape. The second approach seems to offer greater flexibility, since it allows the use of any dice rather than requiring specially prepared dice4.

3.2 Pre-Seal Burn-In

One of the other differences between method 5008 and Method 5004 also directs itself toward the problem of die yields. 5008 allows an optional preseal burn-in. Preseal burn-in enables a manufacturer to remove infant mortality failures from the population and replace them

⁴ For further information on chip on tape, we would recommend "Gang Bonding to Standard Aluminiumized integrated Circuits with Bumped interconnect Tape" by Camen D. Burns and John W. Kanz (Solid State Technology, Vol. 21, No. 9, pp. 82-88).

with new dice prior to sealing. A manufacturer is limited to a single preseal burn-in. However, if cumulative burn-in failures run 60%, preburnin would enable him to raise his yield to 84% $(.60 + (.60 \times .40))$, or the original yield plus the yield of the replaced dice), thus reducing his end item cost. Low initial yields on complex hybrids are not necessarily indicative of reliability problems. The yields are frequently due to the complexity of the devices and the large number of components involved. For this reason, a 10% PDA that would be perfectly realistic for a monolithic part might be excessively tight for a five-chip hybrid, where it would represent a PDA of slightly over 2% on each individual chip. For a five-chip device, a 41% PDA would provide a 10% per chip equivalent, but this would probably be unrealistically loose. One of the real challenges involved in the generation of a hybrid detail specification is to determine what the realistic PDA ought to be.

3.3 Bond Control

Once assembly begins, procedures must be implemented for bonder control. Each machine must be rechecked at the beginning of each shift, and each time the wire spool is changed. The large number of bonds (which can run into the hundreds) that may be present in a complex hybrid make bond strength even more critical. Further confirmation of bond strength is obtained by subjecting two samples from each bonding run to a sample non-destructive bond pull test. If this sample fails, 100% of the lot must be subjected to non-destructive bond pull.

3.4 100% Screening Requirements

The 100% screening of complex hybrids is similar to the monolithic device flow discussed in Chapter 4, but with the following modifications.

1. Internal visual, as mentioned above, is performed in accordance with Method 2017.

2. Stabilization Bake may be deleted when preseal burn-in is performed.

3. The 30,000 G centrifuge requirement of 5004 is relaxed to 10,000 G's, and may be satisfied alternately by performing mechanical shock at 3,000 G's (Method 2002, Condition C). This change was made because the complex hybrid with its heavy mass and large substrate cannot survive 30,000 G's.

4. An external visual inspection for package damage has been inserted between centrifuging and the preburn-in interim electrical testing. This was done because the larger packages tend to be more susceptible to damage during the screening process.

5. Seal testing (hermeticity) has been placed after burn-in (although a footnote allows the option of performing it immediately after the visual inspection mentioned in item 4).

3.5 Quality Conformance Testing

The Group A, B, and C testing is very similar to that specified for monolithic devices. Table 2 shows the differences, and the reasons for the changes. Group D testing is required only for package qualification (see 6.3.1).

4.0 Hybrid Product Assurance Classes

An analysis of what has preceded will make it clear that only one single product class, Class B, has been provided for hybrids. Class C has been eliminated because the complexity of hybrids requires the extra reliability assurance

TABLE 2

GROUP	CHANGE	REASON
A	No Change	
B, Sub 1	Adds PIND test	Hybrids, because of their complexity, are more prone to loose particles.
B, Sub 2	Add die shear test	Hybrids have a larger number of dice, and, since too much time on the heater block might degrade the dice, die attach is frequently done with epoxy medium.
C, Sub 1	Constant acceleration relaxed from 30K G's to 10K G's	Package mass.
C, Sub 2	Operating life LTPD changed from 5 to 10	Done because of the large number of dice in each device.
C, Sub 1	Water vapor content limit relaxed from 5,000 ppm to 6,000 ppm	The extensive use of ceramic within the device (substrate, spacers, etc.) and the amount of polymeric die attach.
C, Subs 3, 4	End point electricals not required	Since these are package integrity tests, electrical testing may not be meaningful.
C, Sub 4	Centrifuge relaxed to 10K G's	Package mass.

of burn-in. At the other end of the spectrum, hybrid technology, in many cases, does not lend itself to the requirements of Class S. Simple multichip devices could be processed to Class S, but true hybrids would be difficult. Some of the problems that would arise in Class S screening hybrids are discussed below.


4.1 Class S and Hybrids

First, manufacturers would have to contend with the complex logistics of performing wafer lot acceptance and maintaining wafer run traceability on dice that come from several different product lines covering several different technologies. For many of the dice, the procedures of Method 5007 could prove inapplicable (for example, SEM would prove meaningless on non-overlay transistor dice where the bond is placed directly over the contact). In many cases, this problem would be further complicated by the fact that many hybrid manufacturers purchase many of their dice from other sources.

Secondly, other than on the die itself, there are no provisions for tighter visual inspection for hybrids.

4.2 Particle Impact Noise Testing

One of the biggest problems involved, however, would be in the performance of Particle Impact Noise Detection testing. Many hybrids will fail PIND simply because of the way they are constructed. This can be seen by examining a cross-section diagram of a hybrid. For example,



the upper substrate (A) could move laterally during vibration, causing the edge of the substrate to vibrate against the side of the package. In addition, the spacer (B) is held in place only by the upper substrate and is consequently free to vibrate up and down. If no mounting material is used under the lower substrate (C), it could

vibrate against the package base. Additionally, if the lower substrate is at its maximum dimensional tolerance, it could be touching the side of the lid at some point and could therefore vibrate against it. One final complication is caused by the fact that, in order to minimize exposure of the device to high temperature, pins which are designed to be unconnected may not be fastened to the substrate with solder rings. This is also done, in many cases, to ensure that solder outflow at the time of attachment will not inadvertently connect those pins. As a result, the pin (D) could vibrate within the hole through which it passes through the substrate. All of these possible contact points will register on the detection equipment as impact noise, making it impossible to differentiate between background noise and loose particle noise. It should be noted that some manufacturers of complex custom hybrids use internal conformal coating (such as paralene) to prevent the movement of loose particles within the device cavity. This process, however, is presently used only on low volume, large cavity devices where the probability of particles would theoretically be higher. It is also a procedure that is difficult to implement on metal can hybrids. Many manufacturers currently have developmental studies under way to find solutions to the problem of PIND testing hybrids. They are beginning to achieve some testing success with smaller, single substrate

5.0 Hybrid Reliability

The primary concern of Class S users is that the high number of components employed in a hybrid decrease its reliability. The factors for hybrid reliability established by MIL-HBK-217B reflect this consideration. However, this consideration must be viewed as somewhat artificial since the probable reliability of the hybrid should not be compared to the reliability of a single monolithic integrated circuit, but rather to the cumulative reliability of all the components that would be required to perform the same function in discrete form. Since the hybrid eliminates many packages and bond wires, use of hybrid circuits will not degrade system reliability, and will, in fact, frequently improve it.

6.0 Summary

Hybrids will continue to be utilized regularly in military systems. As monolithic devices reach higher levels of technical development and sophistication, enabling them to perform functions that were previously available only in hybrids, hybrid manufacturers will take these new chips and use them to push their art even further. Hybrids will remain on the leading edge of technology.

Standard Production Flow for Hermetic and Molded Packages

See 883/RETS Program for reliability process flow and group details.

HERMETIC

MOLDED

INSPECTION

Incoming materials are inspected for conformance to applicable procurement specifications.

WAFER TEST

Die procured in wafer form are subjected to static and dynamic electrical tests to assure conformance to requirements.

SCRIBE AND BREAK

Wafers are separated into individual dice and electrical rejects are eliminated.

VISUAL INSPECTION

Method 2010 of MIL-STD-883 for IC dice and Method 2072 of MIL-STD-750 for discrete dice.

QUALITY INSPECTION

Sample visual inspection to above criteria.

DIE ATTACH

QUALITY INSPECTION

Sample inspection of die attachment quality and strength.

WIRE BOND

Hermetic: Aluminum wires with ultrasonic bonding or gold wires with thermocompression or thermosonic bonding.

Molded: Gold wires, thermocompression bonded.

PRECAP VISUAL INSPECTION

All units are inspected to applicable visual criteria per MIL-STD-883, Method 2017.1.

QUALITY INSPECTION

Random samples are checked to the above visual criteria.

FINAL SEAL

ENCAPSULATION

STABILIZATION BAKE

MIL-STD-883, Method 1008, Cond. C, 150 °C, 24 hours.

TEMPERATURE CYCLE

MIL-STD-883, Method 1010, Cond. C. Hermetic: -65°C, +150°C, 10 cycles.

CENTRIFUGE

MIL-STD-883, Method 2001, Cond. D, 20,000 G, Y1 direction only.

HERMETICITY

MIL-STD-883, Method 1014, Cond. B: Fine Leak. MIL-STD-883, Method 1014, Cond. C2: Gross Leak.

ELECTRICAL TEST

MIL-STD-883, Method 5008, Para. 3.2.3.10: Static, dynamic, functional tests per specification.

QUALITY GROUP A ELECTRICAL TEST (TABLE I)

Sample size and quality levels per MIL-STD-883, Method 5008.

MARK, INSPECT, PACK

MIL-STD-883, Method 2009.1.

QUALITY INSPECTION

Marking, physical and electrical sample test to applicable specifications.

SHIP

883B/RETS™ Program

The National Semiconductor 883B/RETS™ Program was conceived with the intent of offering our customers a standardized, off-the-shelf, integrated circuit fully compliant to the current revision of MIL-STD-883.

The following specification outlines the program qualification, quality conformance and processing requirements. Records and data substantiating the testing as specified herein are controlled and administered through National Semiconductor Quality Assurance and Reliability group (located in Santa Clara, California) and are available for review.

As a complement to this program, the National Quality system is designed to encompass the requirements of MIL-Q-9858 and associated documents.

Tom Griffiths, Director Quality Assurance and Reliability National Semiconductor Corporation

/883B

1.0 Scope

1.1 Purpose

This specification establishes the requirements for screening and processing of integrated circuits in accordance with MIL-STD-883, Class B.

1.2 Intent

This specification is intended to provide the user with the ability to procure standardized, off-the-shelf integrated circuits manufactured by National Semiconductor Corporation that are fully compliant to MIL-STD-883.

2.0 Applicable Documents

The following specifications and standards, of the issue in effect on the date of invitation for bids or request for proposal, form a part of this specification to the extent specified herein.

2.1 Specifications

Military	Microcircuits, Packaging of
MIL-M-55565	General Specification for Micro
MIL-M-38510	circuits
M1L-C-45662 M11-Q-9858	Calibration System Requirements Quality System Requirements

2.2 Standards

Military	
MIL-STD-105	Sampling Procedures and Tables
MIL-STD-883	Test Methods and Procedures for
	Microelectronics

2.3 Detail Specifications

The detail specification for a particular 883B/RETSTM microcircuit is the manufacturer's RETS (Reliability Electrical Test Specification, see *Figure 2*).

3.0 General Requirements

The individual requirements shall be as specified herein and in accordance with the applicable detail specification. The static and dynamic electrical performance requirements and electrical test methods shall be as specified in the detail specification.

3.1 Process Conditioning, Testing, Reliability and Quality Assurance Screening

Process conditioning, screening and testing shall be as specified in Section 4.0.

MIL-STD-883 Q.A.	Applicable Process	Suffix Level
Process Level	Flow Chart	Indicator

Figure 1a

B 3.1.1 Qualification

The 883B/RETSTM microcircuits furnished under this specification shall be products which have been produced and tested and have passed the qualification tests specified herein. Successful qualification for a given level results in qualification approval for that level and all lower products assurance levels of that device (reference appendix E MIL-M-38510D).

3.1.2 Alternate Qualification

In lieu of meeting the requirements of 3.1.1, the manufacturer may establish qualification by performing an initial, one time qualification test. Qualification testing shall be performed on each generic family supplied. Upon successful completion of the qualification program, the manufacturer shall remain qualified for a period not to exceed 12 months.

3.2 Quality Conformance Inspection

The 883B/RETSTM microcircuits furnished under this specification shall be products which have been produced and tested in conformance with all the provisions of this specification for the applicable level. Devices which have been accepted as conforming to a given product assurance level may be furnished as conforming to any other level for which they meet or exceed the quality conformance requirements.

3.3 Marking

3.3.1 Marking on Each Device

The following marking shall be placed on each microcircuit:

- a) Index point (see 3.3.4)
- b) Part number (see 3.3.5)
- c) Product assurance level (see 3.3.6)
- d) Inspection lot identification code (see 3.3.8)
- e) Manufacturer's Identification (see 3.3.9)

3.3.2 Marking on Initial Container

All of the marking specified in 3.3.1, except the index point, shall appear on the initial protection or wrapping for delivery.

3.3.3 Marking Permanence

Marking shall be permanent in nature and remain legible after testing. Damage to marking caused by mechanical fixturing in Group B and C tests shall not be cause for lot rejection.

Class B





FIGURE 1. MIL-STD-883 Screening



3.3.4 Index Point

The index point indicating the starting point for numbering of leads and/or mechanical orientation of the integrated circuit may be a tab, color dot, or other suitable indicator.

3.3.5 Part Number

The part number shall be the manufacturer's generic part number.

3.3.6 Product Assurance Level

Integrated circuits shall be marked with a code indicating the product assurance level to which they have been tested and found to conform. The code shall consist of /883 followed by the letter B.

3.3.7 Formation of Lots

Microcircuits shall be assembled into inspection lots as required to meet the product assurance inspection and test requirements of this specification. An inspection sublot shall consist of microcircuits of a single type contained on a single detail specification, manufactured on the same production line(s) through final seal by the same product techniques, and to the same device design rules and package with the same material requirements, and within the same period not exceeding 6 weeks.

3.3.8 Inspection Lot Identification Code

Integrated circuits shall be marked by a 4-digit date code indicating the date the lot was submitted for inspection. The first 2 numbers in the code shall be the last 2 digits of the number of the year. The third and fourth numbers shall be 2 digits indicating the calendar week of the year. When the number of the week is a single digit, it shall be preceded by a zero. Reading from left to right, the code number shall designate year, year, week, week.

3.3.9 Manufacturer's Identification

Integrated circuits shall be marked with the name, logo, or trademark of the manufacturer.

4.0 Conditions and Methods of Test

Conditions and methods of test shall be in accordance with Method 5004 of MIL-STD-883 and as specified herein on a 100% basis. The general requirements of MIL-STD-883 apply as applicable. This section establishes the stress screening tests and quality conformance inspection tests for this program. The purpose of these tests is to assure the quality and reliability of the product to a particular process level commensurate with the product's intended application.

4.1 Internal Visual Inspection (Precap)

Internal visual inspection shall be performed per MIL-STD-883, Method 2010, Condition B. Hybrid internal visual shall be performed per Method 2017

4.2 Stabilization Bake

Stabilization bake shall be performed per MIL-STD-883, Method 1008, Condition C. The devices shall be stored for 24 hours minimum at 150°C minimum. No end point measurements shall be performed.

4.3 Temperature Cycling

Temperature cycling shall be performed per MIL-STD-883, Method 1010, Condition C, 10 cycles, from -65°C to +150°C.

4.4 Constant Acceleration

Constant acceleration shall be performed per MIL-STD-883, Method 2001. Condition E, at 30,000 G's, in Y1 plane only.

4.5 Hermeticity

Hermeticity tests shall be performed per the following:

Fine Leak Testing

Fine leak testing shall be performed per MIL-STD-883, Method 1014, Condition B. The criterion for rejection will be in accordance with MIL-STD-883.

Gross Leak Testing

Gross leak testing shall be performed per MIL-STD-883, Method 1014, Condition C. The rejection criterion will be per MIL-STD-883.

4.6 Interim Electrical Parameters

Interim electrical parameters shall be the 25°C DC parameters, specified in the detail specification (RETS). (Interim electrical parameters are performed at the manufacturer's option.)

4.7 Burn-In

Burn in shall be performed per MIL-STD-833, Method 1015; Conditions A, B, C or D on all Class B devices. (Burn-in condition varies with product type.)

The ambient temperature shall be 125°C.

4.8 Final Electrical Parameters

Final electrical parameters shall be as specified in the applicable detail specification (RETS). DC testing shall be performed at 25°C, -55°C, 125°C. AC testing shall be performed at 25°C. The PDA (Percent Defective Allowable) shall be 10% maximum and shall only apply to DC measurements at 25°C.

4.9 External Visual Inspection

All 883B/RETSTM microcircuits shall receive external visual inspection per MIL-STD-883, Method 2009.

5.0 Quality Assurance Provisions

5.1 Quality Conformance Inspection

Quality conformance inspection shall be in accordance with Tables I, II, III and IV. Inspection lot sampling shall be in accordance with Method 5005 of MIL-STD-883. Inspection lots failing to meet quality conformance inspection for a given product assurance level shall be rejected.

5.1.1 Group A Inspection

Group A inspection shall consist of the electrical parameters in the RETS (Reliability Electrical Test Specification). If an inspection lot is made up of a collection of sublots, each sublot shall be subjected to Group A, as specified, (see Table 1).

5,1.2 Group B Inspection

Group B inspection consists of construction testing. This sample test sequence includes physical dimensions,

resistance to solvents, internal visual and mechanical, bond strength and solderability (see Table II). The Group B qualifies the inspection sublot the sample is pulled from. It also qualifies all generically similar devices if the date code is within 6 weeks of the sample date code.

5.1.3 Group C Inspection

Group C inspection consists of die stress testing. This sample test sequence includes operating life, temperature cycling, constant acceleration, hermeticity, visual examination and end point electricals (see Table III). A Group C qualifies the lot the sample is pulled from and all generically similar die types for a period of 90 days.

5.1.4 Group D Inspection

Group D testing further stresses the package and the die. The Group D tests include physical dimensions, lead integrity, hermeticity, thermal shock, temperature cycling, moisture resistance, mechanical shock, vibration variable frequency, constant acceleration, salt atmosphere, visual examination, and end point electricals (see Table IV). A Group D qualifies the lot the sample is pulled from and all devices built in the same package for a period of 6 months.

TABLE I. GROUP A ELECTRICAL TEST

SUBGROUPS	CLASS B LTPD
Subgroup 1 Static tests at 25°C	5
Subgroup 2 Static tests at maximum rated operating temperature	7
Subgroup 3 Static tests at minimum rated operating temperature	7
Subgroup 4 Dynamic tests at 25°C	. 5
Subgroup 5 Dynamic tests at maximum rated operating temperature	7
Subgroup 6 Dynamic tests at minimum rated operating temperature	7
Subgroup 7 Functional tests at 25°C	5
Subgroup 8 Functional tests at maximum and minimum rated operating temperature	10
Subgroup 9 Switching tests at 25°C	7

TABLE II. GROUP B INSPECTION			
TEST	METHOD	CONDITIONS	CLASS B
Subgroup 1 Physical dimension	2016		2 devices (No failures)
Subgroup 2 a) Resistance to solvents	2015		3 devices (No failures)
Subgroup 3 Solderability	2003	Soldering temperature of 260±10°C	15 leads (3 units min No failures)
Subgroup 4 Internal visual and mechanical	2014	Failure criteria from design & construction requirements of applicable procurement document	1 device (No failures)
Subgroup 5 Bond strength	2011	Test condition C or D	15 Bonds (10 units min No failures)

TABLE III. GROUP C INSPECTION			
TEST	METHOD	CONDITIONS	CLASS B LTPD (MAX ACC = 1
Subgroup 1			
Operating Life Test End point electricals	1005	Test conditions to be specified 1000 hours @ +125°C as specified in the applicable detail specification (+25°C)	5
Subgroup 2			
Temperature cycling	1010	Test condition C	15
Constant acceleration	2001	Test condition E, Y1 axis	
Seal	1014	As applicable	
Fine			
Gross			
Visual examination	1010		
End point electrical		As specified in applicable	
parameters		device specification (+25°C)	

	TABLE IV. GF	OUP D INSPECTION	
TEST	METHOD	CONDITIONS	CLASS B LTPD (MAX ACC = 1)
Subgroup 1			22
Physical dimensions	2016		15
Internal water vapor	1018		3 devices (No failures)
Subgroup 2			
Lead integrity	2004	Test conditions B2 (lead fatigue)	
0 1	1014	As applicable	
Seal	1014	As applicable	
Fine			
Gross			
Subgroup 3		Test condition B — 15 cycles	15
Thermal shock	1011	Test condition C – 100 cycles	1.0
Temperature cycling	1010	Test condition c = 100 cycles	
Moisture resistance	1004	As applicable	
Seal Fine	1014	As approache	
Gross			
Visual examination	1004	·	
End point electrical	, , , ,	As specified in the applicable	1
parameters		device specification (+25°C)	
Subgroup 4			
Mechanical shock	2002	Test condition B	15
Vibration variable freq.	2007	Test condition A	
Constant acceleration	2001	Test condition E, Y, Axis	
Seal	1014	As applicable	
Fine			
Gross			
Visual examination	1010 or		
	1011		
End point electrical		As specified in the applicable	
parameters		device specification (+25°C)	
Subgroup 5			
Salt atmosphere	1009	Test condition A	15
Seal	1014	As applicable	
Visual examination	1009	Paragraph 3.3.1 of Method 100	9

883 PROCESS FLOW

TEST	MIL-STD-883 METHOD	TTL, LS, LOW POWER CMOS, LINEAR, MOS/LSI, MEMORY	HYBRID
Internal visual	2010, Cond. B	100%	100% (Method 2017)
Bake	1008, Cond. C	100%	100%
Temperature cycling	1010, Cond. C	100%	100%
Constant acceleration	2001, Cond. E	100%	100%
Fine leak	1014, Cond. B	100%	100%
Gross leak	1014, Cond. C	100%	100%
Burn-in	1015, Cond. A, B, C or D	100%	100%
Electrical test	Per the applicable	100% F	RETS
Group A	detail specification	LTPD Sample (RETS)	
External visual	2009	100%	100%

6.0 DATA

6.1 Certificate of Conformance

All 883B/RETSTM microcircuits shipped shall be accompanied by a Certificate of Conformance as shown on the opposite page.

6.2 Attributes Data

Attributes data for 100% screening will not normally be provided, but shall be retained on file. Copies are available at nominal cost.

6.3 Quality Conformance Data

Quality conformance data will not normally be provided, but shall be retained on file. Copies are available at nominal cost.



883B/RETS™ MICROCIRCUITS FROM National Semiconductor Corporation

CERTIFICATE OF CONFORMANCE

TEST	MIL-STD-883 METHOD**	REQUIREMENT
INTERNAL VISUAL STABILIZATION BAKE TEMPERATURE CYCLING CONSTANT ACCELERATION FINE LEAK GROSS LEAK BURN-IN FINAL ELECTRICAL PDA	2010B 1008 C 24 HRS @ +150°C 1010 C 10 CYCLES -65°C/+150°C 2001 E 1014 B 5 × 10 ⁻⁸ 1014 C2 1015 160 HRS @ +125°C +25°C DC PER NSC RETS 10% MAX ALLOWABLE +125°C DC PER NSC RETS -55°C DC PER NSC RETS	100% 100% 100% 100% 100% 100% 100%
QA ACCEPTANCE EXTERNAL VISUAL	+25°C AC PER NSC RETS LTPD SAMPLE 2009	100%

^{*} RETS = REL ELECTRICAL TEST SPECIFICATION

THIS IS TO CERTIFY THAT ALL 883B/RETS™ MICROCIRCUITS SUPPLIED TO YOUR PURCHASE ORDER COMPLY WITH ALL THE REQUIREMENTS, SPECIFICATIONS AND DOCUMENTS PERTINENT TO NATIONAL'S 883B/RETS™ MICROCIRCUIT PROGRAM. ALL TEST DATA AND CERTIFICATION IS ON FILE AT OUR FACILITY.


Part Number	
P.O. Number	
Date Code(s)	
Lot Code(s)	

QUALITY ASSURANCE REPRESENTATIVE


^{**} All METHODS TO CURRENT REVISION LEVELS




Physical Dimensions





NS Package D14E 14-Lead Cavity DIP (D) (Side Brazed)





NS Package D16C 16-Lead Cavity DIP (D) (Side Brazed)














NS Package H10A 10-Lead TO-5 Metal Can Package (H) (High Profile)




NS Package H10B 10-Lead TO-5 Metal Can Package (H)




NS Package H10C 10-Lead TO-5 Metal Can Package (H) (Low Profile)




NS Package H10D 10-Lead TO-5 Metal Can Package (H)




NS Package H10E 10-Lead TO-5 Metal Can Package (H)





NS Package H10F 10-Lead TO-5 Metal Can Package (H)






NS Package H12A 12-Lead TO-8 Metal Can Package (H)





NS Package H12B 12-Lead TO-8 Metal Can Package (H)


0.890 ±0.010





12-Lead TO-8 Metal Can Package (H)


(22.606 : 0.254) 0.700 - 0.610 (17.786 : 0.254) 0.496 : 0.005 (12.446 · 0.127) 0,100] 0.470 : 0.005 (11.938 0.127) TYP EPOXY SEAL (1.270-1.524) 0.125 0.900 (3.175) (22 860)

NS Package HY08A 8-Lead Cavity DIP (J) (Hybrid)












NS Packge N18A 18-Lead Molded DIP (N)




NS Package N20A 20-Lead Molded DIP (N)







NS Package N24A 24-Lead Molded DIP (N)




NS Package N28A 28-Lead Molded DIP (N)





NS Package P03A 3-Lead TO-202 Power Package (P)




NS Package S14A 14-Lead "SGS" Type Power DIP (S)







16-Lead Flat Package (W)





Appendix III. Heat Sinks & Sockets

Following is a partial list of sockets and heat dissipators for use with various packages shown in this catalog. National assumes no responsibility for their quality or availability.

8-Lead TO-3 Hardware

SOCKETS

Keystone 4626 or 4627 Robinsor Nugent 0002011 Azimuth 6028 (test socket) Wells 6010-20811

HEAT SINKS

Thermalloy 6002-19 IERC LAIC3B4CB IERC HP1-TO3-33CB (7°C/W)

MICA WASHERS Keystone 4658 Thermalloy 24-Pin DIP

(test socket)

SOCKETS

Amphenol/Barnes 821-40012-244 Robinson Nugent IC 246-S1 or S2

12-Lead TO-8 Hardware

SOCKETS

Amphenol/Barnes 641-30031-121 641-01061-121

Robinson Nugent MP12100S or W Textool 212-100-323

HEAT SINKS

Thermalloy 2240A (33 °C/W) Wakefield 215CB (30 °C/W) IERC UP-TO8-48CB (15 °C/W)

Amphenol/Barnes 2875 S. 25th Ave. Broadview, IL 60153

Azimuth Electronics 2377 S. El Camino Real San Clemente, CA 92672

IERC 135 W

135 W. Magnolia Bl. Burbank, CA 91502


Keystone Electronics Corp. 49 Bleecker St. New York, NY 10012 Robinson Nugent Inc. 800 E. 8th St. New Albany, IN 47150


Thermalloy P.O. Box 34829 Dallas, TX 75234 (214) 243-4321


Wakefield Engineering Inc. Wakefield, MA 01880


Wells Electronics 1701 S. Main St. South Bend, IN 46613 (219) 287-5941


Notes














Notes



National Semiconductor Corporation 2900 Semiconductor Drive Santa Clara, California 95051 Tel: (408) 737-5000 TWX: (910) 339-9240

National Semiconductor District Sales Office 345 Wilson Avenue, Suite 404 Downsview, Ontario M3H 5W1 Canada Tel: (416) 635-7260

Mexicana de Electronica Industrial S.A. Tlacoquemecatl No. 139-401 Esquina Adolfo Prieto Mexico 12, D.F. Tel: 575-78-68, 575-79-24

NS Electronics Do Brasil Avda Brigadeiro Faria Lima 844 11 Andar Conjunto 1104 Jardim Paulistano Sao Paulo, Brasil Telex: 1121008 CABINE SAO PAULO National Semiconductor GmbH Elsenheimerstrasse 61-II 8000 München 21 West Germany Tel: (089) 576091 Telex: 05-22772

National Semiconductor (UK) Ltd. 301 Harpur Centre Horne Lane Bedford MK40 1TR United Kingdom Tel: 0234-47147 Telex: 826 209

National Semiconductor 789 Ave. Houba de Strooper 1020 Bruxelles Belgium Tel: (02) 4783400 Telex: 61007

National Semiconductor Ltd. Vodroffsvej 44 1900 Copenhagen V Denmark Tel: (01) 356533 Telex: 15179

National Semiconductor France Expansion 10000 28, rue de la Redoute 92-260 Fontenay aux Roses France Tel: 660.81.40 Telex: NSF250956

National Semiconductor SRL Via Alberto Mario 26 20149 Milano Italy Tel: (02) 469 28 64/469 24 31 Telex: 332835

National Semiconductor Sweden Algrytevagen 23 S-127 32 Skarholmen Sweden Tel: (8) 970835 Telex: 10731 NS International Inc., Japan Miyake Building 1 - 9 Yotsuya, Shinjuku ku 160 Tokyo, Japan Tel: (04) 355-5711 TWX: 232-2015 JSCJ-J

National Semiconductor (Hong Kong) Ltd. 8th Floor, Cheung Kong Electronic Bldg. 4 Hing Yip Street Kwun Tong Kowloon, Hong Kong Tel. 3-899235 Telex: 73866 NSEHK HX Cable: NATSEMI

NS Electronics Pty. Ltd. Cnr. Stud Rd. & Mtn. Highway Bayswater, Victoria 3153 Australia Tel: 03-729-6333 Telex: 32096

National Semiconductor (Pty.) Ltd. No. 1100 Lower Delta Road Singapore 3 Tel: 2700011 Telex: NAT SEMI RS 21402

National Semiconductor (Taiwan) Ltd. 3rd Floor, Apollo Bldg., No. 218-7 Chung Shiao E. Road, Sec 4, Taipei, Taiwan P.O. Box 68-332 Taipei Tel: 7310393-4, 7310465-6 Telex: 22837 NSTW Cable: NSTW Taipei

National Semiconductor (Hong Kong) Ltd. Korea Liaison Office Rm. 607, 615 Seoul Bldg. 6,2 Ka Huehyun-Dong Bldg. C.P.O. Box 7941 Jung Ku, Seoul 100 Korea Tel: 28-4746