
Document Title

512K x8 bit Super Low Power and Low Voltage Full CMOS Static RAM

Revision History

Revision No.	<u>History</u>	Draft Date	<u>Remark</u>
0.0	Initial Draft	October 25, 2000	Preliminary
1.0	Finalize	March 12, 2001	Final





512K x 8 bit Super Low Power and Low Voltage Full CMOS Static RAM

FEATURES

- Process Technology: Full CMOS
- Organization: 512K x8 bit
- Power Supply Voltage: 2.7~3.3V
- Low Data Retention Voltage: 1.5V(Min)
- Three State Outputs
- Package Type: 48(36)-TBGA-6.00x7.00

GENERAL DESCRIPTION


The K6F4008U2E families are fabricated by SAMSUNG's advanced full CMOS process technology. The families support industrial temperature range and Chip Scale Package for user flexibility of system design. The families also supports low data retention voltage for battery back-up operation with low data retention current.

PRODUCT FAMILY

				Power Di	ssipation	
Product Family	Operating Temperature	Vcc Range	Speed	Standby (Isв1, Typ.)	Operating (Icc1, Max)	PKG Type
K6F4008U2E-F	Industrial(-40~85°C)	2.7~3.3V	55 ¹⁾ /70ns	1.0μA ²⁾	2mA	48(36)-TBGA-6.00x7.00


- 1. The parameter is measured with 30pF test load.
- 2. Typical value are at Vcc=3.0V, T_A=25°C and not 100% tested.

PIN DESCRIPTION



Name	Function	Name	Function
CS ₁ , CS ₂	Chip Select Inputs	I/O1~I/O8	Data Inputs/Outputs
ŌE	Output Enable Input	Vcc	Power
WE	Write Enable Input	Vss	Ground
A0~A18	Address Inputs	DNU	Do Not Use

FUNCTIONAL BLOCK DIAGRAM



SAMSUNG ELECTRONICS CO., LTD. reserves the right to change products and specifications without notice.



PRODUCT LIST

Industrial Temperature Products(-40~85°C)					
Part Name	Function				
K6F4008U2E-EF55 K6F4008U2E-EF70	48(36)-TBGA, 55ns, 3.0V 48(36)-TBGA, 70ns, 3.0V				

FUNCTIONAL DESCRIPTION

CS ₁	CS ₂	OE	WE	I/O	Mode	Power
Н	X ¹⁾	X ¹⁾	X ¹⁾	High-Z	Deselected	Standby
X ¹⁾	L	X ¹⁾	X ¹⁾	High-Z	Deselected	Standby
L	Н	Н	Н	High-Z	Output Disabled	Active
L	Н	L	Н	Dout	Read	Active
L	Н	X ¹⁾	L	Din	Write	Active

^{1.} X means don't care (Must be in low or high state)

ABSOLUTE MAXIMUM RATINGS¹⁾

Item	Symbol	Ratings	Unit
Voltage on any pin relative to Vss	VIN, VOUT	-0.5 to Vcc+0.3V(Max. 3.6V)	V
Voltage on Vcc supply relative to Vss	Vcc	-0.3 to 3.6	V
Power Dissipation	Pb	1.0	W
Storage temperature	Тѕтс	-65 to 150	°C
Operating Temperature	TA	-40 to 85	°C

^{1.} Stresses greater than those listed under "Absolute Maximum Ratings" may cause permanent damage to the device. Functional operation should be restricted to recommended operating condition. Exposure to absolute maximum rating conditions for extended periods may affect reliability.



RECOMMENDED DC OPERATING CONDITIONS()

Item	Symbol	Min	Тур	Max	Unit
Supply voltage	Vcc	2.7	3.0	3.3	V
Ground	Vss	0	0	0	V
Input high voltage	ViH	2.2	-	Vcc+0.3 ²⁾	V
Input low voltage	VIL	-0.33)	=	0.6	V

Note:

- TA=-40 to 85°C, otherwise specified.
 Overshoot: Vcc+2.0V in case of pulse width ≤20ns.
- 3. Undershoot: -2.0V in case of pulse width ≤20ns.4. Overshoot and undershoot are sampled, not 100% tested.

CAPACITANCE¹⁾ (f=1MHz, TA=25°C)

Item	Symbol	Test Condition	Min	Max	Unit
Input capacitance	CIN	VIN=0V	-	8	pF
Input/Output capacitance	Сю	Vio=0V	-	10	pF

^{1.} Capacitance is sampled, not 100% tested.

DC AND OPERATING CHARACTERISTICS

Item	Symbol	Test Conditions		Min	Typ¹)	Max	Unit
Input leakage current	ILI	VIN=Vss to Vcc		-1	-	1	μΑ
Output leakage current	llo	CS1=VIH, CS2=VIL or OE=VIH or WE=VIL, VIO=Vss	to Vcc	-1	-	1	μΑ
Icc		Cycle time=1µs, 100%duty, Iıo=0mA, CS1≤0.2V, CS2≥Vcc-0.2V, Vın≤0.2V or Vın≥Vcc-0.2V		-	-	2	mA
Average operating current	ICC2	Cycle time=Min, Iio=0mA, 100% duty,	70ns	-	-	15	mA
	1002	CS1=VIL, CS2=VIH, VIN=VIL or VIH		1	-	20	ША
Output low voltage	Vol	IoL = 2.1mA		1	-	0.4	V
Output high voltage	Voн	IOH = -1.0mA		2.4	-	-	V
Standby Current (CMOS)	ISB1	CS1≥Vcc-0.2V, CS2≥Vcc-0.2V(CS1 controlled) or 0V≤CS2≤0.2V(CS2 controlled), Other inputs=0~Vcc		i	1	12	μА


^{1.} Typical value are measured at Vcc=3.0V, Ta=25 $^{\circ}$ C, and not 100% tested.



AC OPERATING CONDITIONS

TEST CONDITIONS (Test Load and Test Input/Output Reference)

Input pulse level: 0.4 to 2.2V
Input rising and falling time: 5ns
Input and output reference voltage: 1.5V
Output load (See right): CL= 100pF+1TTL
CL=30pF+1TTL



- 1. Including scope and jig capacitance
- 2. $R_1=3070\Omega$, $R_2=3150\Omega$
- 3. V_{TM} =2.8V

AC CHARACTERISTICS(Vcc=2.7~3.3V, Industrial product:TA=-40 to 85°C)

				Speed Bins				
	Parameter List	Symbol	5	īns	70ns		Units	
			Min	Max	Min	Max		
	Read Cycle Time	trc	55	-	70	-	ns	
	Address Access Time	taa	-	55	-	70	ns	
	Chip Select to Output	tco	-	55	-	70	ns	
	Output Enable to Valid Output	toe	-	25	-	35	ns	
Read	Chip Select to Low-Z Output	tLZ	10	-	10	-	ns	
	Output Enable to Low-Z Output	toLZ	5	-	5	-	ns	
	Chip Disable to High-Z Output	tHZ	0	20	0	25	ns	
	Output Disable to High-Z Output	tonz	0	20	0	25	ns	
	Output Hold from Address Change	tон	10	-	10	-	ns	
	Write Cycle Time	twc	55	-	70	-	ns	
	Chip Select to End of Write	tcw	45	-	60	-	ns	
	Address Set-up Time	tas	0	-	0	-	ns	
	Address Valid to End of Write	taw	45	-	60	-	ns	
Write	Write Pulse Width	twp	40	-	50	-	ns	
VVIIIC	Write Recovery Time	twr	0	-	0	-	ns	
	Write to Output High-Z	twnz	0	20	0	20	ns	
	Data to Write Time Overlap	tow	25	-	30	-	ns	
	Data Hold from Write Time	tDH	0	-	0	-	ns	
	End Write to Output Low-Z	tow	5	-	5	-	ns	

DATA RETENTION CHARACTERISTICS

Item	Symbol	Test Condition	Min	Тур	Max	Unit
Vcc for data retention	VDR	CS₁≥Vcc-0.2V¹)	1.5	-	3.3	V
Data retention current	IDR	Vcc=1.5V, CS 1≥Vcc-0.2V ¹⁾ , VIN≥0V	-	0.52)	3	μΑ
Data retention set-up time	tSDR	See data retention waveform	0	-	-	no
Recovery time	tRDR	See data retention waveronn	tRC	-	-	ns


 $^{1. \ \}overline{CS}_1 {\geq} Vcc-0.2V, \ CS_2 {\geq} Vcc-0.2V(\overline{CS}_1 \ controlled) \ or \ 0 {\leq} CS_2 {\leq} 0.2V(CS_2 \ controlled).$




^{2.} Typical value are measured at Ta=25°C and not 100% tested.

TIMING DIAGRAMS

TIMING WAVEFORM OF READ CYCLE(1) (Address Controlled, CS1=OE=VIL, CS2=WE=VIH)



TIMING WAVEFORM OF READ CYCLE(2) (WE=VIH)




NOTES (READ CYCLE)


- 1. tHZ and tOHZ are defined as the time at which the outputs achieve the open circuit conditions and are not referenced to output voltage levels.
- 2. At any given temperature and voltage condition, tHZ(Max.) is less than tLZ(Min.) both for a given device and from device to device interconnection.



TIMING WAVEFORM OF WRITE CYCLE(1) (WE Controlled)




TIMING WAVEFORM OF WRITE CYCLE(2) (CS1 Controlled)





TIMING WAVEFORM OF WRITE CYCLE(3) (CS2 Controlled)



NOTES (WRITE CYCLE)


- 1. A write occurs during the overlap of a low $\overline{CS_1}$, a high CS_2 and a low \overline{WE} . A write begins at the latest transition among $\overline{CS_1}$ goes low, CS_2 going high and WE going low: A write end at the earliest transition among CS_1 going high, CS_2 going low and WE going high, two is measured from the begining of write to the end of write.


 2. tow is measured from the CS_1 going low or CS_2 going high to the end of write.

- 3. tas is measured from the address valid to the beginning of write.

 4. twn is measured from the end of write to the address change. twn applied in case a write ends as CS1 or WE going high twn applied in case a write end in case a write ends as CS2 going to low.

DATA RETENTION WAVE FORM









PACKAGE DIMENSIONS


IMENSIONS Units: millimeters

48(36) TAPE BALL GRID ARRAY(0.75mm ball pitch)






Side View



	Min	Тур	Max
Α	-	0.75	-
В	5.90	6.00	6.10
B1	-	3.75	-
С	6.90	7.00	7.10
C1	-	5.25	-
D	0.40	0.45	0.50
Е	0.80	0.90	1.00
E1	-	0.55	-
E2	0.30	0.35	0.40
Υ	-	-	0.08





Notes.

- 1. Bump counts: 48(8 row x 6 column)
- 2. Bump pitch: $(x,y)=(0.75 \times 0.75)(typ.)$
- 3. All tolerence are +/-0.050 unless otherwise specified.
- 4. Typ: Typical
- 5. Y is coplanarity: 0.08(Max)



This datasheet has been downloaded from:

www. Data sheet Catalog.com

Datasheets for electronic components.