Features

- Maximum 1.2A Low-Dropout Voltage Regulator
- Ultra Low Dropout Voltage
 Typically 400mV at 1A Output Current
- High Output Accuracy over Line, Load and Temperature
- Build-In Soft-Start
- Excellent startup under load from 0 to 1.2A
- Power-On-Reset Monitoring on V_{DD} Pin
- Foldback over Current Protection and Thermal shutdown
- Low ESR Output Capacitor(Multi-layer Chip Capacitors (MLCC)) Applicable
- SOT-223, SOT-89-5, TO-252, TO-263 and PSOP-8 package
- Green Product (RoHS, Lead-Free, Halogen-Free Compliant)

Applications

- Notebook PC Applications
- Motherboard Applications
- LCD Monitor
- Telecom Equipment
- Graphic Cards
- DVD-video Player

General Description


The GS7112 is a three-terminal regulator which can deliver up to 1A of continuous output current with a typical dropout voltage of only 400mV using internal p-channel MOSFETs.


The GS7112 allows the use of low-ESR ceramic capacitor as low as 4.7uF. Moreover the IC provides good performance on both line transient response and load transient response.

The GS7112 provides foldback over current limit and thermal shutdown to prevent the linear regulator from damage. Built-in soft-start minimizes stress on the input power source by reducing capacitive inrush current on start-up.


The GS7112 is available in the SOT-223, SOT-89-5,TO-252,TO-263 and PSOP-8 package.

This document is GStek's confidential information. Anyone having confidential obligation to GStek shall keep this document confidential. Any unauthorized disclosure or use beyond authorized purpose will be considered as violation of confidentiality and criminal and civil liability will be asserted.






GS7112



Fix Voltage Version

Pin Configuration



Pin Descriptions

No.							Name	I/O	Description	
SOT-223*	SOT-223	SOT-89-5	SOT-89-5*	PSOP-8	PSOP-8*	TO-252	TO-252*/ TO-263	Name	type	Description
1	2	2	2	8	6	1	2	GND	I/O	Ground pin
2	3	5	3	6	3、4	2	3	VOUT	0	Output Voltage
3	1	4	5	3、4	1、2	3	1	VDD	٧O	Supply voltage
		3	4	2	8			EN		Enable input (active high)
		1		1、5	7			NC		Not connected
			1	7	5			ADJ	I	Adjustable input. Feedback pin connect to resistor divider.

٦

Ordering Information

Г

GS7112 <u>PP</u> - <u>XXX</u> - <u>R</u>							
	3. Shipping						
1. Package 🗲	► 2. Output Voltage						
ltem							
	S2: SOT-223*						

No	ltem	Contents
		S2: SOT-223*
		S3: SOT-223
	Package	F1: SOT-89-5
		F2: SOT-89-5*
1		SO:PSOP-8
		SP:PSOP-8*
		D0:TO-252
		T1:TO-252*
		TO:TO-263
2	Output Voltage	ADJ: 0.8V to 5.0V
2	Output voltage	2P5: 2.5V, 2P8: 2.8V, 285: 2.85V, 3P0: 3.0V, 3P3: 3.3V, 5P0: 5.0V
3	Shipping	R: Tape & Reel, T: Tube

Example: GS7112 PSOP-8 3.3V Tape & Reel ordering information is "GS7112SO-3P3-R"

Absolute Maximum Rating (Note 1)

Parameter	Symbol	Maximum	Units
Control Voltage	V _{DD}	7	V
Package Power Dissipation at $T_A \leq 25^{\circ}C$	P _{D_SOT-223}	741	mW
Package Power Dissipation at $T_A \leq 25^{\circ}C$	P _{D_SOT-89-5}	500	mW
Package Power Dissipation at $T_A \leq 25^{\circ}C$	P _{D_PSOP-8}	1333	mW
Package Power Dissipation at $T_A \leq 25^{\circ}C$	P _{D_TO-252}	1333	mW
Package Power Dissipation at $T_A \leq 25^{\circ}C$	P _{D_TO-263}	1600	mW
Junction Temperature	TJ	- 45~ 150	°C
Storage Temperature	T _{STG}	- 65 ~ 150	°C
Lead Temperature (Soldering) 10S	T_{LEAD}	260	C°
ESD (Human Body Mode) (Note 2)	$V_{ESD_{HBM}}$	2К	V
ESD (Machine Mode) (Note 2)	$V_{ESD_{MM}}$	200	V
Thermal Information (Note 3)	Ŕ		

Thermal Information (Note 3)

Parameter	Symbol	Limits	Units
Thermal Resistance Junction to Ambient	θ _{JA_SOT-223}	135	°C/W
Thermal Resistance Junction to Ambient	θJA_SOT-89-5	200	°C/W
Thermal Resistance Junction to Ambient	θ _{JA_PSOP-8}	75	°C/W
Thermal Resistance Junction to Ambient	θ _{JA_TO-252}	75	°C/W
Thermal Resistance Junction to Ambient	θ _{JA_TO-263}	62.5	°C/W

Recommend Operating Condition (Note 4)

Parameter	Symbol	Limits	Units
Control Voltage	V_{DD}	(V _{OUT} + V _{DROPOUT}) < VDD< 6.5	V
Junction Temperature	TJ	-40 ~ 125	°C
Ambient Temperature	T _A	-40 ~ 85	°C

Electrical Characteristics

 $V_{IN}=V_{OUT}+1V$, $I_{OUT}=0.1mA$, $C_{VDD}=4.7\mu$ F, $C_{OUT}=4.7\mu$ F, $T_A=25^{\circ}$ C, unless otherwise specified.

Parameter		Symbol	Test Co	nditions	Min	Тур.	Max	Units
Input Voltage		V _{DD}			V_{OUT} + $V_{DROPOUT}$ (V_{DD} must \geq 2.3V)		6.5	V
Output Voltage accuracy		Vo			-2	$\left(\bigcap \right)$	2	%
Adjustable ir voltage(Note		V_{ADJ}	I _{OUT} =().1mA	0.784	0.8	0.816	V
Dropout Volt	age	V	l _o =1000m/	4,V ₀ =3.3V		400	550	mV
(Note 6)	-	V _{DROP}	I ₀ =1200mA,V ₀ =3.3V			500	650	mV
Current limit		I _{LIMIT}				21.6		А
Short current limit (Note 7)		I _{SC}	V ₀ <0.2			100		mA
Quiescent Current		Ι _Q				85	120	uA
Line Regulation		$V_{R\text{-LINE}}$	I_0 =1mA, V_{DD} = V_0 +1V to 6.5V		0.2		0.2	%/V
Load Regula	ation	V _{R-LOAD}	I _o =1mA to	o 1000mA		60	80	mV
POR thresho	old				\searrow	2.1		V
EN Threshold	Logic-Low Voltage	$V_{\text{EN-L}}$					0.4	V
(Note 8,9)	Logic-High Voltage	$V_{\text{EN-H}}$			1.4			
	EN Input Bias Current (Note 9)		V _{EN} =5V			0.3	1	uA
Over temperature		T _{SD}				160		°C
shutdown		' SD	1			100		
Return temperature						130		°C
Power suppl	v rejection	PSRR	l₀=100mA	f=1kHz		50		dB
rower suppr		FORR	f=20KHz			22		uВ

Note 1. Stresses listed as the above "Absolute Maximum Ratings" may cause permanent damage to the device. These are for stress ratings. Functional operation of the device at these or any other conditions beyond those indicated in the operational sections of the specifications is not implied. Exposure to absolute maximum rating conditions for extended periods may remain possibility to affect device reliability.

- Note 2. Devices are ESD sensitive. Handling precaution recommended.
- **Note 3.** θ_{JA} is measured in the natural convection at $T_A=25^{\circ}C$ on a high effective thermal conductivity test board (4 Layers, 2S2P) of JEDEC 51-7 thermal measurement standard.
- **Note 4.** The device is not guaranteed to function outside its operating conditions.

Note 5. SOT-89-5*, PSOP-8 and PSOP-8* Package.

GStek

1.2A Ultra Low Dropout Linear Regulator


Note 6. The Dropout voltage is defined as V_{IN} - V_{OUT} , which is measured when V_{OUT} is $0.98*V_{OUT(NORMAL)}$.

Note 7. If V_{OUT} is detected as <0.2V, then Io is restricted to typical 100mA.


Note 8. SOT-89-5, SOT-89-5*, PSOP-8 and PSOP-8* Package.

Note 9. 5 Pin application.

Typical Characteristics



GStek 1.2A Ultra Low Dropout Linear Regulator



Application Information

Power-on-Reset

The GS7112 features a power-on-reset control through monitor the supply voltage to prevent wrong operation. Only after the supply voltage exceed its rising POR threshold voltage, the regulator is to be initiated and starts up.

Build-In Soft-Start

An internal soft-start function controls rise rate of the output voltage to limit the current surge at start-up. The typical soft-start interval is about 0.5mS.

Current Limit

The GS7112 contains a foldback over current protection function. It allows the output current to reach the maximum value of 1.6A. Then further decreases in the load resistance reduce both the load current and the load voltage. The main advantage of foldback limiting is less power dissipation in the pass transistor under shortedload conditions. During startup, the current limit value is set to high, thus GS7112 can operate in full load condition. After startup, the current limit value is set to normal value, so the pass transistor is protected well.

Thermal-Shutdown Protection

Thermal Shutdown protects GS7112 from excessive power dissipation. If the die temperature exceeds 160°C, the pass transistor is shut off.30°C of hysteresis prevents the regulator from turning on until the die temperature drops to 130°C.

Output Capacitor selection

The GS7112 is specifically designed to employ ceramic output capacitor as low as 4.7uF. Place the capacitors physically as close as possible to

the device with wide and direct PCB traces.

Input Capacitor selection

Bypass VDD to ground with a 4.7uF or greater capacitor. Ceramic, tantalum or aluminum electrolytic capacitors may be selected for input capacitor. However ceramic capacitors are recommended due to their significant cost and space savings. Place the capacitors physically as close as possible to the device with wide and direct PCB traces.

Power Dissipation and Layout Considerations Although internal thermal limiting function is integrated in GS7112, continuously keeping the junction near the thermal shutdown temperature may possibly affect device reliability. For continuous operation, it is highly recommended to keep the junction temperature below the maximum operation junction temperature 125°C for maximum reliability.

The power dissipation definition in device is:

 $\mathsf{P}_\mathsf{D} = (\mathsf{V}_\mathsf{IN} - \mathsf{V}_\mathsf{OUT}) \ge \mathsf{I}_\mathsf{OUT} + \mathsf{V}_\mathsf{DD} \ge \mathsf{I}_\mathsf{Q}$

The maximum power dissipation can be calculated as:

 $P_{D(MAX)} = (T_{J(MAX)} - T_A) / \theta_{JA}$

Where $T_{J(MAX)}$ is the maximum operation junction temperature 125°C, T_A is the ambient temperature and the θ_{JA} is the junction to ambient thermal resistance.

The thermal resistance θ_{JA} for PSOP-8 package is 75°C/W on the standard JEDEC 51-7 (4 layers, 2S2P) thermal test board. The copper thickness is 2oz. The maximum power dissipation at T_A = 25°C can be calculated by following formula:

 $P_{D(MAX)}$ = (125°C - 25°C) / (75°C/W) = 1.33W (SOP-8 Exposed Pad on the minimum layout)

GStek

1.2A Ultra Low Dropout Linear Regulator

The thermal resistance θ_{JA} of PSOP-8 is determined by the package design and the PCB design. Copper plane under the exposed pad is an effective heat sink and is useful for improving thermal conductivity. As shown in Figure 3, the amount of copper area to which the PSOP-8 is mounted affects thermal performance. When mounted to the standard PSOP-8 pad (Figure 3a), θ_{JA} is 75°C/W. Adding copper area of pad under the PSOP-8 Figure 3b) reduces the θ_{JA} to 54°C/W. Even further, increasing the copper area of pad to 70mm2 (Figure 3c) reduces the θ_{JA} to 49°C/W.





Figure 3 (c) Copper Area = 70 mm^2 , $\theta_{JA} = 49^\circ\text{C/W}$ Figure 3 θ_{JA} vs. Different Cooper Area Layout Design And Figure 4 shows a curve for the θ_{JA} of the PSOP-8 package for different copper area sizes using a typical PCB with 2oz copper in still air.



The maximum power dissipation depends on operating ambient temperature or fixed $T_{J(MAX)}$ and thermal resistance θ_{JA} . For GS7112 packages, the Figure 5 of derating curves allows the designer to see the effect of rising ambient temperature on the maximum power allowed.





Figure 5 Derating Curve for Packages

Package Dimensions, SOT-89-5




Note

1.Min.: Minimum dimension specified.

2.Max.: Maximum dimension specified.


3.REF.: Reference. Normal/Regular dimension specified for reference.

Package Dimensions, SOT-223




- 1. Min.: Minimum dimension specified.
- 2. Max.: Maximum dimension specified.
- 3. REF.: Reference. Normal/Regular dimension specified for reference.

Package Dimensions, PSOP-8(S)




- 1. Min.: Minimum dimension specified.
- 2. Max.: Maximum dimension specified.
- 3. REF.: Reference. Normal/Regular dimension specified for reference.

Package Dimensions, TO-252



- 1. Min.: Minimum dimension specified.
- 2. Max.: Maximum dimension specified.
- 3. REF.: Reference. Normal/Regular dimension specified for reference.

Package Dimensions, TO-263



- 1. Min.: Minimum dimension specified.
- 2. Max.: Maximum dimension specified.
- 3. REF.: Reference. Normal/Regular dimension specified for reference.

DISCLAIMERS

Please read the notice stated in this preamble carefully before Admission e accessing any contents of the document attached. Admission of GStek's statement therein is presumed once the document is released to the receiver.

Notice:

Firstly, GREEN SOLUTION CO., LTD. (GStek) reserves the right to make corrections, modifications, enhancements, improvements, and other changes to its information herein without notice. And the aforesaid information does not form any part or parts of any quotation or contract between GStek and the information receiver.

Further, no responsibility is assumed for the usage of the aforesaid information. GStek makes no representation that the interconnect of its circuits as described herein will not infringe on exiting or future patent rights and other intellectual property rights, nor do the descriptions contained herein express or imply that any licenses under any GStek patent right, copyright, mask work right, or other GStek intellectual property right relating to any combination, machine, or process in which GStek products or services are used.

Besides, the product in this document is not designed for use in life support appliances, devices, or systems where malfunction of this product can reasonably be expected to result in personal injury. GStek customers' using or selling this product for use in such applications shall do so at their own risk and agree to fully indemnify GStek for any damage resulting from such improper use or sale.

At last, the information furnished in this document is the property of GStek and shall be treated as highly confidentiality; any kind of distribution, disclosure, copying, transformation or use of whole or parts of this document without duly authorization from GStek by prior written consent is strictly prohibited. The receiver shall fully compensate GStek without any reservation for any losses thereof due to its violation of GStek's confidential request. The receiver is deemed to agree on GStek's confidential request therein suppose that said receiver receives this document without making any expressly opposition. In the condition that aforesaid opposition is made, the receiver shall return this document to GStek immediately without any delay.