NX2210/2211
HIGH FREQUENCY \& HIGH DRIVE SYNCHRONOUS
PWM CONTROLLER
PRELIMINARY DATA SHEET

## DESCRIPTION

The NX2210/2211 family of controller ICs are synchronous Buck controller IC designed for step down DC to DC converter applications. They are optimized to convert bus voltages from 2 V to 25 V to outputs as low as 0.8 V voltage. Both devices offer an Enable pin that can be used to program the converter's start voltage using an external divider from bus voltage. The NX2211 operates at fixed 600 kHz while 2210 has ability to program switching frequency from 200 kHz to 1 MHz , making it ideal for applications requiring ceramic output capacitor. The NX2211 has an added Power Good function. Both devices have less than 50 nS of dead band which increases efficiency at higher frequencies.
Other features of the device are:Internal digital soft start; Vcc undervoltage lock out; Output undervoltage protection with digital filter and shutdown capability via the enable pin.

## Pb Free Product FEATURES

<1ohm Driver keeps High Capacitance Synchronous MOSFET off during SW node transition

- Bus voltage operation from 2 V to 25 V
- Power Good indicator available for NX2211
- Fixed 600 kHz for NX2211 and adjustable frequency up to 1 MHz for NX2210
- Internal Digital Soft Start Function
- Less than 50 nS adaptive deadband
- Enable pin allows BUS voltage UVLO programmability
- Short protection with feedback UVLO
- Pb-free and RoHS compliant
- Graphic Card on board converters
- Memory Vddq Supply
- On board DC to DC such as

12 V to $3.3 \mathrm{~V}, 2.5 \mathrm{~V}$ or 1.8 V
ADSL Modem
TYPICAL APPLICATION


Figure1 - Typical application of 2211
ORDERING INFORMATION

| Device | Temperature | Package | Frequency | Pb-Free |
| :---: | :---: | :---: | :---: | :---: |
| NX2210CMTR | 0 to $70^{\circ} \mathrm{C}$ | MLPD-10L | 200 kHz to 1 MHz | Yes |
| NX2211CMTR | 0 to $70^{\circ} \mathrm{C}$ | MLPD-10L | 600 kHz | Yes |

## ABSOLUTE MAXIMUM RATINGS(NOTE1)

Vcc to GND \& BST to SW voltage ................... 6.5 V
BST to GND Voltage ...................................... 35V
Storage Temperature Range ............................ $-65^{\circ} \mathrm{C}$ to $150^{\circ} \mathrm{C}$
Operating Junction Temperature Range ............. $-40^{\circ} \mathrm{C}$ to $125^{\circ} \mathrm{C}$

## PACKAGE INFORMATION



## ELECTRICAL SPECIFICATIONS

Unless otherwise specified, these specifications apply over $\mathrm{Vcc}=5 \mathrm{~V}$, and $\mathrm{T}_{\mathrm{A}}=0$ to $70^{\circ} \mathrm{C}$. Typical values refer to Ta $=25^{\circ} \mathrm{C}$. Low duty cycle pulse testing is used which keeps junction and case temperatures equal to the ambient temperature.

| PARAMETER | SYM | TEST CONDITION | MIN | TYP | MAX | UNITS |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| Feedback Voltage FB Voltage | $\mathrm{V}_{\text {REF }}$ | $4.5<\mathrm{Vcc}<5.5$ |  | 0.800 |  | V |
| FB Voltage Line Regulation |  |  |  | 0.2 |  | \% |
| Vcc supply voltage UVLO Threshold - Vcc | $\mathrm{V}_{\mathrm{cc}}$ | Supply Ramping Up |  | 4.1 |  | V |
| UVLO Hysteresis - Vcc | $\mathrm{V}_{\mathrm{CCH}-\mathrm{Hyst}}$ |  |  | 0.22 |  | V |
| UVLO Threshold - BST | $\mathrm{V}_{\text {BST }}$ | Supply Ramping Up |  | 2.4 |  | V |
| UVLO Threshold - FB |  | FB Ramping Down |  | 0.4 |  | V |
| Supply Current Vcc Dynamic Supply Current |  | Freq $=300 \mathrm{KHz}, \mathrm{Cl}=3300 \mathrm{pF}$ |  | 5 |  | mA |
| BST Dynamic Supply Current | $\mathrm{I}_{\text {BST DYN }}$ | Freq $=300 \mathrm{KHz}, \mathrm{Cl}=3300 \mathrm{pF}$ |  | 5 |  | mA |
| Vcc Static Supply Current | $\mathrm{I}_{\text {CC_STA }}$ |  |  | 3 |  | mA |
| BST Static Supply Current | $\mathrm{I}_{\text {BST STA }}$ |  |  | 0.1 |  | mA |
| Soft Start Section <br> Soft start time | $\mathrm{T}_{\mathrm{ss}}$ | Fsw=300Khz, 2211 Fsw=1Mhz, 2210 |  | $\begin{gathered} 3.4 \\ 1.02 \end{gathered}$ |  | $\begin{aligned} & \mathrm{mS} \\ & \mathrm{mS} \end{aligned}$ |
| Error Amp Transconductance | $\mathrm{g}_{\mathrm{m}}$ |  |  | 2500 |  | umho |


| PARAMETER | SYM | TEST CONDITION | MIN | TYP | MAX | UNITS |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| Oscillator Frequency | $\mathrm{F}_{\mathrm{S}}$ | $\begin{aligned} & \text { NX2211 } \\ & \text { NX2210 } \end{aligned}$ |  | $\begin{gathered} 600 \\ 1000 \end{gathered}$ |  | $\begin{aligned} & \mathrm{KHz} \\ & \mathrm{KHz} \end{aligned}$ |
| Ramp Amplitude | $\mathrm{V}_{\text {RAMP }}$ |  |  | 2 |  | Vpp |
| Output Drivers <br> HDRV source impedance |  | $\mathrm{I}=200 \mathrm{~mA}$ |  | 0.9 |  | ohm |
| HDRV sink impedance |  | $\mathrm{I}=200 \mathrm{~mA}$ |  | 0.65 |  | ohm |
| LDRV source impedance |  | $\mathrm{I}=200 \mathrm{~mA}$ |  | 0.9 |  | ohm |
| LDRV sink impedance |  | $\mathrm{I}=200 \mathrm{~mA}$ |  | 0.5 |  | ohm |
| Rise Time | $\mathrm{T}_{\text {BISE }}$ | Cload $=1500 \mathrm{pF}$ |  | 50 |  | nS |
| Fall Time | $\mathrm{T}_{\text {FALL }}$ | Cload $=1500 \mathrm{pF}$ |  | 50 |  | nS |
| Dead Band Time | $\mathrm{T}_{\text {dead }}$ |  |  | 30 |  | nS |
| Max Duty Cycle | $\mathrm{D}_{\text {max }}$ | $F B=0.6 \mathrm{~V}$ |  | 95 |  | \% |
| Min Duty Cycle | $\mathrm{D}_{\text {min }}$ | $F B=1 \mathrm{~V}$ |  |  | 0 | \% |
| EN <br> Enable Threshold Voltage |  | Enable ramp up |  | 1.6 |  | V |
| Enable Hysterises |  |  |  | 0.1 |  | V |
| Power Good(2211 only) <br> Threshold |  |  |  | $0.9 \mathrm{~V}_{\text {REF }}$ |  | V |
| Hysteresis |  |  |  | $0.05 \mathrm{~V}_{\text {REF }}$ |  | V |
| PGood Voltage Low |  |  |  | 0.2 |  | V |

NOTE1: Stresses above those listed in "ABSOLUTE MAXIMUM RATINGS", may cause permanent damage to the device. This is a stress only rating and operation of the device at these or any other conditions above those indicated in the operational sections of this specification is not implied.
NOTE2: PAD is NC.
NOTE3: PAD is NC.

PIN DESCRIPTIONS

| PIN \# |  | PIN SYMBOL | PIN DESCRIPTION |
| :---: | :---: | :--- | :--- |
| $\mathbf{2 2 1 0}$ | $\mathbf{2 2 1 1}$ |  | High side MOSFET gate driver. |
| 1 | 1 | HDRV | 2 |
| 2 | BST | This pin supplies voltage to the high side driver. A high frequency <br> ceramic capacitor of 0.1 to 1 uF must be connected from this pin to SW pin. |  |
| 3 | 3 | Gnd | Power and analog ground pin. Connect this pin directly to ground plane using a via. |

## BLOCK DIAGRAM



## Demo Board Schematic



Figure 2 - Demoboard design on NX2211

Bill of Materials

| Item | Quantity | Reference | Part | Manufacture |
| :---: | :---: | :---: | :---: | :---: |
| 1 | 8 | C1,R3,D4,C8,R10,C22,C23, | OPEN |  |
|  |  | C25 |  |  |
| 2 | 2 | C2,C20 | . 14 |  |
| 3 | 1 | C7 | 16SP100M | SANYO |
| 4 | 2 | C9,C24 | 1u |  |
| 5 | 1 | C11 | 39p |  |
| 6 | 1 | C12 | 16SVPA47MAA | SANYO |
| 7 | 1 | C13 | 6SVPA47MAA | SANYO |
| 8 | 2 | C15,C19 | $2.2 n$ |  |
| 9 | 3 | R6,C16,C17 | open |  |
| 10 | 2 | C18,C21 | 6TPE100MI | SANYO |
| 11 | 1 | D5 | D1N5819 |  |
| 12 | 3 | JP2,JP3,JP5 | CON2 |  |
| 13 | 2 | J1,J2 | SCOPE TP |  |
| 14 | 1 | L1 | DO5022P-222 | Coilcraft |
| 15 | 1 | L2 | DO3316P-102 | Coilcraft |
| 16 | 1 | Q1 | FDS6294 | Fairchild |
| 17 | 1 | Q2 | FDS6676 | Fairchild |
| 18 | 2 | R1,R2 | 0 |  |
| 19 | 1 | R4 | 10 |  |
| 20 | 1 | R5 | 12.7k |  |
| 21 | 1 | R7 | 820 |  |
| 22 | 1 | R8 | 10.2k |  |
| 23 | 1 | R9 | 3.24k |  |
| 24 | 3 | R11 | 12.4k |  |
| 24 | 3 | R12 | 68k |  |
| 24 | 3 | R13 | 1k |  |
| 25 | 1 | U1 | NX2211 | NEXSEM INC. |

## DEMO BOARD WAVEFORM



Figure 3: Output efficiency


Figure 5: Output voltage transient response for load curent 0A-10A


Figure 7: ENABLE function.(Ch1-enable, Ch2-Ldrv, Ch3-output voltage)


Figure 4: Voltage ripple @1.6 V output voltage.
(Ch3-ripple, Ch2-Hdrv)


30 Mar 2005
$18: 08: 19$

Figure 6: Start up time(Ch1-VCC, Ch2-Bus voltage, Ch3-output volatge)


Figure 8: Startup operation waveform

## APPLICATION INFORMATION

Symbol Used In Application Information:

| VIN | - Input voltage |
| :--- | :--- |
| Vout | - Output voltage |
| lout | - Output current |
| $\Delta$ V RIPPLE | Output voltage ripple |
| Fs | - Working frequency |
| $\Delta$ IRIPPLE | - Inductor current ripple |

## Design Example

The following is typical application for NX2211, the schematic is figure 2.
$\mathrm{V}_{\mathrm{in}}=12 \mathrm{~V}$
Vout $=3.3 \mathrm{~V}$
Fs=600kHz
lout=6A
$\Delta V_{\text {RIPPLE }}<=30 \mathrm{mV}$
$\Delta V_{\text {DRoop }}=100 \mathrm{mV}$ @ 6A step

## Output Inductor Selection

The selection of inductor value is based on inductor ripple current, power rating, working frequency and efficiency. Larger inductor value normally means smaller ripple current. However if the inductance is chosen too large, it brings slow response and lower efficiency. Usually the ripple current ranges from $20 \%$ to $40 \%$ of the output current. This is a design freedom which can be decided by design engineer according to various application requirements. The inductor value can be calculated by using the following equations:

$$
\begin{align*}
& \mathrm{L}_{\text {OUT }}=\frac{V_{\text {IN }}-V_{\text {OUT }}}{\Delta I_{\text {RIPLE }}} \times \frac{V_{\text {OUT }}}{V_{\text {IN }}} \times \frac{1}{F_{\text {S }}}  \tag{1}\\
& I_{\text {RIPPLE }}=k \times I_{\text {OUTPUT }}
\end{align*}
$$

where k is between 0.2 to 0.4 .
Select $\mathrm{k}=0.3$, then

$$
\begin{aligned}
& \mathrm{L}_{\text {out }}=\frac{12 \mathrm{~V}-3.3 \mathrm{~V}}{0.3 \times 6 \mathrm{~A}} \times \frac{3.3 \mathrm{~V}}{12 \mathrm{~V}} \times \frac{1}{600 \mathrm{kHz}} \\
& \mathrm{~L}_{\text {out }}=2.2 \mathrm{uH}
\end{aligned}
$$

Choose inductor from COILCRAFT DO5022P-222 with $\mathrm{L}=2.2 \mathrm{uH}$ is a good choice.

Current Ripple is recalculated as

$$
\begin{align*}
\Delta I_{\text {RIPPLE }} & =\frac{V_{\text {IN }}-V_{\text {OUT }}}{L_{\text {OUT }}} \times \frac{V_{\text {OUT }}}{V_{\text {IN }}} \times \frac{1}{F_{\text {s }}} \\
& =\frac{12 \mathrm{~V}-3.3 \mathrm{~V}}{2.2 \mathrm{uH}} \times \frac{3.3 \mathrm{v}}{12 \mathrm{v}} \times \frac{1}{600 \mathrm{kHz}}=1.8 \mathrm{~A} \tag{2}
\end{align*}
$$

## Output Capacitor Selection

Output capacitor is basically decided by the amount of the output voltage ripple allowed during steady state(DC) load condition as well as specification for the load transient. The optimum design may require a couple of iterations to satisfy both condition.

## Based on DC Load Condition

The amount of voltage ripple during the DC load condition is determined by equation(3).

$$
\begin{equation*}
\Delta \mathrm{V}_{\text {RIPPLE }}=E S R \times \Delta \mathrm{I}_{\text {RIPPLE }}+\frac{\Delta \mathrm{I}_{\text {RIPPLE }}}{8 \times \mathrm{F}_{\mathrm{s}} \times \mathrm{C}_{\text {oUT }}} \tag{3}
\end{equation*}
$$

Where ESR is the output capacitors' equivalent series resistance, $\mathrm{C}_{\text {out }}$ is the value of output capacitors.

Typically when large value capacitors are selected such as Aluminum Electrolytic,POSCAP and OSCON types are used, the amount of the output voltage ripple is dominated by the first term in equation(3) and the second term can be neglected.

For this example, POSCAP are chosen as output capacitors, the ESR and inductor current typically determines the output voltage ripple.

$$
\begin{equation*}
E S R_{\text {desire }}=\frac{\Delta \mathrm{V}_{\text {RIPPLE }}}{\Delta \mathrm{I}_{\text {RIPPLE }}}=\frac{30 \mathrm{mV}}{1.8 \mathrm{~A}}=16.7 \mathrm{~m} \Omega \tag{4}
\end{equation*}
$$

If low ESR is required, for most applications, multiple capacitors in parallel are better than a big capacitor. For example, for 30 mV output ripple, POSCAP 6TPE100MI with $18 \mathrm{~m} \Omega$ are chosen.

$$
\begin{equation*}
N=\frac{E S R_{E} \times \Delta I_{\text {RIPPLE }}}{\Delta V_{\text {RIPPLE }}} \tag{5}
\end{equation*}
$$

Number of Capacitor is calculated as
$N=\frac{18 \mathrm{~m} \Omega \times 1.8 \mathrm{~A}}{30 \mathrm{mV}}$
$\mathrm{N}=1.08$
The number of capacitor has to be round up to a integer. Choose $\mathrm{N}=2$.

If ceramic capacitors are chosen as output ca

NEXSEM
pacitors, both terms in equation (3) need to be evaluated to determine the overall ripple. Usually when this type of capacitors are selected, the amount of capacitance per single unit is not sufficient to meet the transient specification, which results in parallel configuration of multiple capacitors .

For example, one 100uF, X5R ceramic capacitor with $2 \mathrm{~m} \Omega$ ESR is used. The amount of output ripple is

$$
\begin{aligned}
\Delta \mathrm{V}_{\text {RIPPLE }} & =2 \mathrm{~m} \Omega \times 1.8 \mathrm{~A}+\frac{1.8 \mathrm{~A}}{8 \times 600 \mathrm{kHz} \times 100 \mathrm{uF}} \\
& =3.6 \mathrm{mV}+3.8 \mathrm{mV}=7.4 \mathrm{mV}
\end{aligned}
$$

Although this meets DC ripple spec, however it needs to be studied for transient requirement.

## Based On Transient Requirement

Typically, the output voltage droop during transient is specified as:
$\Delta V_{\text {DROOP }}<\Delta V_{\text {TRAN }} @$ step load $\left.\Delta\right|_{\text {Step }}$
During the transient, the voltage droop during the transient is composed of two sections. One Section is dependent on the ESR of capacitor, the other section is a function of the inductor, output capacitance as well as input, output voltage. For example, for the overshoot, when load from high load to light load with a $\Delta I_{\text {step }}$ transient load, if assuming the bandwidth of system is high enough, the overshoot can be estimated as the following equation.

$$
\begin{equation*}
\Delta \mathrm{V}_{\text {overshoot }}=\mathrm{ESR} \times \Delta \mathrm{I}_{\text {step }}+\frac{\mathrm{V}_{\text {OUT }}}{2 \times \mathrm{L} \times \mathrm{C}_{\text {out }}} \times \tau^{2} \tag{6}
\end{equation*}
$$

where $\tau$ is the a function of capacitor, etc.

$$
\tau=\left\{\begin{array}{l}
0 \quad \text { if } \quad \mathrm{L} \leq \mathrm{L}_{\text {crit }}  \tag{7}\\
\frac{\mathrm{L} \times \Delta \mathrm{I}_{\text {sep }}}{\mathrm{V}_{\text {out }}}-\mathrm{ESR} \times \mathrm{C}_{\text {out }} \quad \text { if } \quad \mathrm{L} \geq \mathrm{L}_{\text {crit }}
\end{array}\right.
$$

where

$$
\begin{equation*}
\mathrm{L}_{\text {citi }}=\frac{\mathrm{ESR} \times \mathrm{C}_{\text {out }} \times \mathrm{V}_{\text {out }}}{\Delta \mathrm{I}_{\text {step }}}=\frac{\mathrm{ESR}_{\mathrm{E}} \times \mathrm{C}_{\mathrm{E}} \times \mathrm{V}_{\text {out }}}{\Delta \mathrm{I}_{\text {step }}} \tag{8}
\end{equation*}
$$

where $E S R_{E}$ and $C_{E}$ represents $E S R$ and capacitance of each capacitor if multiple capacitors are used in parallel.

The above equation shows that if the selected output inductor is smaller than the critical inductance, the voltage droop or overshoot is only dependent on the ESR
of output capacitor. For low frequency capacitor such as electrolytic capacitor, the product of ESR and capacitance is high and $\mathrm{L} \leq \mathrm{L}_{\text {cit }}$ is true. In that case, the transient spec is dependent on the ESR of capacitor.

In most cases, the output capacitors are multiple capacitors in parallel. The number of capacitors can be calculated by the following

$$
\begin{equation*}
\mathrm{N}=\frac{\mathrm{ESR}_{\mathrm{E}} \times \Delta \mathrm{I}_{\text {tep }}}{\Delta \mathrm{V}_{\text {tan }}}+\frac{\mathrm{V}_{\text {OUT }}}{2 \times \mathrm{L} \times \mathrm{C}_{\mathrm{E}} \times \Delta \mathrm{V}_{\text {tan }}} \times \tau^{2} \tag{9}
\end{equation*}
$$

where

$$
\tau=\left\{\begin{array}{l}
0 \quad \text { if } \quad \mathrm{L} \leq \mathrm{L}_{\text {crit }}  \tag{10}\\
\frac{\mathrm{L} \times \Delta \mathrm{I}_{\text {sep }}}{\mathrm{V}_{\text {out }}}-\mathrm{ESR}_{\mathrm{E}} \times \mathrm{C}_{\mathrm{E}} \quad \text { if } \quad \mathrm{L} \geq \mathrm{L}_{\text {crit }}
\end{array}\right.
$$

For example, assume voltage droop during transient is 100 mV for 6A load step.

If the POSCAP 6TPE100MI(100uF, $18 \mathrm{~m} \Omega$ ) is used, the critical inductance is given as

$$
\begin{aligned}
& \mathrm{L}_{\text {cit }}=\frac{\mathrm{ESR}_{\mathrm{E}} \times \mathrm{C}_{\mathrm{E}} \times \mathrm{V}_{\text {OUT }}}{\Delta \mathrm{I}_{\text {ste }}}= \\
& \frac{18 \mathrm{~m} \Omega \times 100 \mu \mathrm{~F} \times 3.3 \mathrm{~V}}{6 \mathrm{~A}}=0.99 \mu \mathrm{H}
\end{aligned}
$$

The selected inductor is 2.2 uH which is bigger than critical inductance. In that case, the output voltage transient not only dependent on the ESR, but also capacitance.
number of capacitors is

$$
\begin{aligned}
& \tau=\frac{\mathrm{L} \times \Delta \mathrm{I}_{\text {step }}}{\mathrm{V}_{\text {OUT }}}-\mathrm{ESR}_{\mathrm{E}} \times \mathrm{C}_{\mathrm{E}} \\
& =\frac{2.2 \mu \mathrm{H} \times 6 \mathrm{~A}}{3.3 \mathrm{~V}}-18 \mathrm{~m} \Omega \times 100 \mu \mathrm{~F}=2.2 \mathrm{us} \\
& \mathrm{~N}=\frac{\mathrm{ESR}_{\mathrm{E}} \times \Delta \mathrm{I}_{\text {tep }}}{\Delta \mathrm{V}_{\text {tan }}}+\frac{\mathrm{V}_{\text {OUT }}}{2 \times \mathrm{L} \times \mathrm{C}_{\mathrm{E}} \times \Delta \mathrm{V}_{\text {tan }}} \times \tau^{2} \\
& =\frac{18 \mathrm{~m} \Omega \times 6 \mathrm{~A}}{100 \mathrm{mV}}+ \\
& \frac{3.3 \mathrm{~V}}{2 \times 2.2 \mu \mathrm{H} \times 100 \mu \mathrm{~F} \times 100 \mathrm{mV}} \times(2.2 \mathrm{us})^{2} \\
& =1.4
\end{aligned}
$$

The number of capacitors has to satisfied both ripple and transient requirement. Overall, we can choose $\mathrm{N}=2$.

It should be considered that the proposed equation is based on ideal case, in reality, the droop or overshoot is typically more than the calculation. The equation gives a good start. For more margin, more capacitors have to be chosen after the test. Typically, for high frequency capacitor such as high quality POSCAP especially ceramic capacitor, $20 \%$ to $100 \%$ (for ceramic) more capacitors have to be chosen since the ESR of capacitors is so low that the PCB parasitic can affect the results tremendously. More capacitors have to be selected to compensate these parasitic parameters.

## Compensator Design

Due to the double pole generated by LC filter of the power stage, the power system has $180^{\circ}$ phase shift , and therefore, is unstable by itself. In order to achieve accurate output voltage and fast transient response,compensator is employed to provide highest possible bandwidth and enough phase margin. Ideally,the Bode plot of the closed loop system has crossover frequency between $1 / 10$ and $1 / 5$ of the switching frequency, phase margin greater than $50^{\circ}$ and the gain crossing 0 dB with $-20 \mathrm{~dB} /$ decade. Power stage output capacitors usually decide the compensator type. If electrolytic capacitors are chosen as output capacitors, type II compensator can be used to compensate the system, because the zero caused by output capacitor ESR is lower than crossover frequency. Otherwise type III compensator should be chosen.

## A. Type III compensator design

For low ESR output capacitors, typically such as Sanyo oscap and poscap, the frequency of ESR zero caused by output capacitors is higher than the crossover frequency. In this case, it is necessary to compensate the system with type III compensator. The following figures and equations show how to realize the type III compensator by transconductance amplifier.

$$
\begin{align*}
& \mathrm{F}_{\mathrm{Z} 1}=\frac{1}{2 \times \pi \times \mathrm{R}_{4} \times \mathrm{C}_{2}}  \tag{11}\\
& \mathrm{~F}_{\mathrm{Z} 2}=\frac{1}{2 \times \pi \times\left(\mathrm{R}_{2}+\mathrm{R}_{3}\right) \times \mathrm{C}_{3}}  \tag{12}\\
& \mathrm{~F}_{\mathrm{P} 1}=\frac{1}{2 \times \pi \times \mathrm{R}_{3} \times \mathrm{C}_{3}}  \tag{13}\\
& \mathrm{~F}_{\mathrm{P} 2}=\frac{1}{2 \times \pi \times \mathrm{R}_{4} \times \frac{\mathrm{C}_{1} \times \mathrm{C}_{2}}{\mathrm{C}_{1}+\mathrm{C}_{2}}} \tag{14}
\end{align*}
$$

where $\mathrm{F}_{\mathrm{z} 1}, \mathrm{~F}_{\mathrm{z} 2}, \mathrm{~F}_{\mathrm{P} 1}$ and $\mathrm{F}_{\mathrm{p} 2}$ are poles and zeros in the compensator. Their locations are shown in figure 10.

The transfer function of type III compensator for transconductance amplifier is given by:

$$
\frac{V_{e}}{V_{\text {oUT }}}=\frac{1-g_{m} \times Z_{f}}{1+g_{m} \times Z_{\text {in }}+Z_{\text {in }} / R_{1}}
$$

For the voltage amplifier, the transfer function of compensator is

$$
\frac{V_{e}}{V_{\text {out }}}=\frac{-Z_{i}}{Z_{\text {in }}}
$$

To achieve the same effect as voltage amplifier, the compensator of transconductance amplifier must satisfy this condition: R4>>2/gm.R1||R2||R3>>1/gm is desirable.


Figure 9 - Type III compensator using transconductance amplifier


Figure 10 - Bode plot of Type III compensator
Design example for type III compensator are in order.
The crossover frequency has to be selected as
$\mathrm{F}_{\mathrm{LC}}<\mathrm{F}_{\mathrm{O}}<\mathrm{F}_{\text {ESR }}$, and $\mathrm{F}_{\mathrm{o}}<=1 / 10 \sim 1 / 5 \mathrm{~F}_{\mathrm{s}}$.

1. Calculate the location of $L C$ double pole $F_{L C}$ and ESR zero $F_{\text {ESR }}$.

$$
\begin{aligned}
\mathrm{F}_{\text {LC }} & =\frac{1}{2 \times \pi \times \sqrt{\text { Lout } \times \mathrm{C}_{\text {OUT }}}} \\
& =\frac{1}{2 \times \pi \times \sqrt{2.2 \mathrm{uH} \times 200 \mathrm{uF}}} \\
& =7.59 \mathrm{kHz}
\end{aligned}
$$

$$
\begin{aligned}
\mathrm{F}_{\mathrm{ESR}} & =\frac{1}{2 \times \pi \times \mathrm{ESR} \times \mathrm{C}_{\text {OUT }}} \\
& =\frac{1}{2 \times \pi \times 9 \mathrm{~m} \Omega \times 200 \mathrm{uF}} \\
& =88.42 \mathrm{kHz}
\end{aligned}
$$

2. Set $R_{2}$ equal to $10.2 \mathrm{k} \Omega$,
$\mathrm{R}_{1}=\frac{\mathrm{R}_{2} \times \mathrm{V}_{\text {REF }}}{\mathrm{V}_{\text {OUT }}-\mathrm{V}_{\text {REF }}}=\frac{10.2 \mathrm{k} \Omega \times 0.8 \mathrm{~V}}{3.3 \mathrm{~V}-0.8 \mathrm{~V}}=3.26 \mathrm{k} \Omega$
Choose $\mathrm{R}_{1}=3.24 \mathrm{k} \Omega$.
3. Set zero $F_{Z 2}=F_{L C}$ and $F_{p 1}=F_{E S R}$.
4. Calculate $\mathrm{R}_{4}$ and $\mathrm{C}_{3}$ with the crossover frequency smaller than 1/10~1/5 of the swithing frequency. Set $\mathrm{F}_{\mathrm{o}}=60 \mathrm{kHz}$.

$$
\begin{aligned}
\mathrm{C}_{3} & =\frac{1}{2 \times \pi \times \mathrm{R}_{2}} \times\left(\frac{1}{\mathrm{~F}_{\mathrm{z} 2}}-\frac{1}{\mathrm{~F}_{\mathrm{p} 1}}\right) \\
& =\frac{1}{2 \times \pi \times 10 \mathrm{k} \Omega} \times\left(\frac{1}{7.59 \mathrm{kHz}}-\frac{1}{88.42 \mathrm{kHz}}\right) \\
& =1.9 \mathrm{nF}
\end{aligned}
$$

Choose C3=2.2nF.

$$
\begin{aligned}
\mathrm{R}_{4} & =\frac{\mathrm{V}_{\text {osc }}}{\mathrm{V}_{\text {in }}} \times \frac{2 \times \pi \times \mathrm{F}_{\mathrm{o}} \times \mathrm{L}}{\mathrm{C}_{3}} \times \mathrm{C}_{\text {out }} \\
& =\frac{2 \mathrm{~V}}{12 \mathrm{~V}} \times \frac{2 \times \pi \times 60 \mathrm{kHz} \times 2.2 \mathrm{uH}}{2.2 \mathrm{nF}} \times 200 \mathrm{uF} \\
& =12.6 \mathrm{k} \Omega
\end{aligned}
$$

Choose R4=12.7k $\Omega$.
5. Calculate $\mathrm{C}_{2}$ with zero $\mathrm{F}_{21}$ at $75 \%$ of the LC double pole by equation (11).

$$
\begin{aligned}
\mathrm{C}_{2} & =\frac{1}{2 \times \pi \times \mathrm{F}_{\mathrm{z1}} \times \mathrm{R}_{4}} \\
& =\frac{1}{2 \times \pi \times 0.75 \times 7.59 \mathrm{kHz} \times 12.7 \mathrm{k} \Omega} \\
& =2.22 \mathrm{nF}
\end{aligned}
$$

## Choose C2=2.2nF

6. Calculate $C_{1}$ by equation (14) with pole $F_{p 2}$ at half the swithing frequency.

$$
\begin{aligned}
\mathrm{C}_{1} & =\frac{1}{2 \times \pi \times \mathrm{R}_{4} \times \mathrm{F}_{\mathrm{P} 2}} \\
& =\frac{1}{2 \times \pi \times 12.7 \mathrm{k} \Omega \times 150 \mathrm{kHz}} \\
& =42 \mathrm{pF}
\end{aligned}
$$

## Choose C1=39pF

7. Calculate $R_{3}$ by equation (13).

$$
\begin{aligned}
& \mathrm{R}_{3}=\frac{1}{2 \times \pi \times \mathrm{F}_{\mathrm{P} 1} \times \mathrm{C}_{3}} \\
&=\frac{1}{2 \times \pi \times 88.42 \mathrm{kHz} \times 2.2 \mathrm{nF}} \\
&=818 \Omega \\
& \text { Choose } \mathrm{R}_{3}=820 \Omega .
\end{aligned}
$$

## B. Type II compensator design

If the electrolytic capacitors are chosen as power stage output capacitors, usually the Type II compensator can be used to compensate the system.

Type II compensator can be realized by simple RC circuit without feedback as shown in figure 11. R3 and C 1 introduce a zero to cancel the double pole effect. C2 introduces a pole to suppress the switching noise. The following equations show the compensator pole zero location and constant gain.

$$
\begin{align*}
& \text { Gain }=g_{m} \times \frac{\mathrm{R}_{1}}{\mathrm{R}_{1}+\mathrm{R}_{2}} \times \mathrm{R}_{3}  \tag{15}\\
& \mathrm{~F}_{\mathrm{z}}=\frac{1}{2 \times \pi \times \mathrm{R}_{3} \times \mathrm{C}_{1}}  \tag{16}\\
& \mathrm{~F}_{\mathrm{p}} \approx \frac{1}{2 \times \pi \times \mathrm{R}_{3} \times \mathrm{C}_{2}} \tag{17}
\end{align*}
$$


figure 12 - Bode plot of Type II compensator


Figure 11 - Type II compensator with transconductance amplifier

For this type of compensator, $\mathrm{F}_{\mathrm{O}}$ has to satisfy
$\mathrm{F}_{\mathrm{LC}}<\mathrm{F}_{\text {ESR }} \ll \mathrm{F}_{\mathrm{o}}<=1 / 10 \sim 1 / 5 \mathrm{~F}_{\mathrm{s}}$.
The following uses the same power stage parameters as demoboard design in figure 2 as an example for type II compensator design, except for output capacitor is one POSCAP 220 uF with $12 \mathrm{~m} \Omega$ instead.
1.Calculate the location of LC double pole $F_{\text {LC }}$ and ESR zero $F_{\text {ESR }}$.

$$
\begin{aligned}
\mathrm{F}_{\text {LC }} & =\frac{1}{2 \times \pi \times \sqrt{\text { LoUT } \times \mathrm{C}_{\text {OUT }}}} \\
& =\frac{1}{2 \times \pi \times \sqrt{2.2 \mathrm{uH} \times 220 \mathrm{uF}}} \\
& =7.2 \mathrm{kHz} \\
\mathrm{~F}_{\text {ESR }} & =\frac{1}{2 \times \pi \times \mathrm{ESR} \times \mathrm{C}_{\text {OUT }}} \\
& =\frac{1}{2 \times \pi \times 15 \mathrm{~m} \Omega \times 220 \mathrm{uF}} \\
& =48 \mathrm{kHz}
\end{aligned}
$$

2.Set $\mathrm{R}_{2}$ equal to $10 \mathrm{k} \Omega$. Using equation 18 ,

$$
\mathrm{R}_{1}=\frac{10 \mathrm{k} \Omega \times 0.8 \mathrm{~V}}{3.3 \mathrm{~V}-0.8 \mathrm{~V}}=3.2 \mathrm{k} \Omega
$$

3. Set crossover frequency at $1 / 10 \sim 1 / 5$ of the swithing frequency, here $\mathrm{Fo}=65 \mathrm{kHz}$.

NX2210/2211
4.Calculate $R_{3}$ value by the following equation.

$$
\begin{aligned}
\mathrm{R}_{3}= & \frac{\mathrm{V}_{\text {osc }}}{V_{\text {in }}} \times \frac{2 \times \pi \times \mathrm{F}_{0} \times \mathrm{L}}{\mathrm{R}_{\text {ESR }}} \times \frac{1}{g_{\mathrm{m}}} \times \frac{\mathrm{R}_{1}+\mathrm{R}_{2}}{\mathrm{R}_{1}} \\
= & \frac{2 \mathrm{~V}}{12} \times \frac{2 \times \pi \times 65 \mathrm{kHz} \times 2.2 \mathrm{uH}}{15 \mathrm{~m} \Omega} \times \frac{1}{2.5 \mathrm{~mA} / \mathrm{V}} \\
& \times \frac{3.2 \mathrm{k} \Omega+10 \mathrm{k} \Omega}{3.2 \mathrm{k} \Omega} \\
= & 16.5 \mathrm{k} \Omega
\end{aligned}
$$

Choose $R_{3}=16.2 \mathrm{k} \Omega$.
5. Calculate $\mathrm{C}_{1}$ by setting compensator zero $\mathrm{F}_{\mathrm{Z}}$ at $75 \%$ of the LC double pole.

$$
\begin{aligned}
\mathrm{C}_{1} & =\frac{1}{2 \times \pi \times \mathrm{R}_{3} \times \mathrm{F}_{2}} \\
& =\frac{1}{2 \times \pi \times 16.2 \mathrm{k} \Omega \times 0.75 \times 7.2 \mathrm{kHz}} \\
& =1.8 \mathrm{nF}
\end{aligned}
$$

Choose $\mathrm{C}_{1}=1.8 \mathrm{nF}$.
6. Calculate $\mathrm{C}_{2}$ by setting compensator pole $\mathrm{F}_{\mathrm{p}}$ at half the swithing frequency.

$$
\begin{aligned}
\mathrm{C}_{2} & =\frac{1}{\pi \times \mathrm{R}_{3} \times \mathrm{F}_{\mathrm{s}}} \\
& =\frac{1}{\pi \times 16.2 \mathrm{k} \Omega \times 600 \mathrm{kHz}} \\
& =33 \mathrm{pF}
\end{aligned}
$$

Choose $\mathrm{C}_{1}=33 \mathrm{pF}$.

## Output Voltage Calculation

Output voltage is set by reference voltage and external voltage divider. The reference voltage is fixed at 0.8 V . The divider consists of two ratioed resistors so that the output voltage applied at the Fb pin is 0.8 V when the output voltage is at the desired value. The following equation and picture show the relationship between $\mathrm{V}_{\text {OUT }}, \mathrm{V}_{\text {REF }}$ and voltage divider.

$$
\begin{equation*}
R_{1}=\frac{R_{2} \times V_{\text {REF }}}{V_{\text {OUT }}-V_{\text {REF }}} \tag{18}
\end{equation*}
$$

where $R_{2}$ is part of the compensator, and the value of $R_{i}$ value can be set by voltage divider.

Choose $\mathrm{R}_{2}=10 \mathrm{k} \Omega$, to set the output voltage at 1.6 V , the result of $R_{1}$ is $10 k \Omega$.


Voltage divider
Figure 13 - Voltage divider
In general, the minimum output load impedance including the resistor divider should be less than $5 \mathrm{k} \Omega$ to prevent overcharge the output voltage by leakage current (e.g. Error Amplifier feedback pin bias current). A minimum load for $5 \mathrm{k} \Omega$ less ( $<1 / 16 \mathrm{w}$ for most of application) is recommended to put at the output. For example, in this application,

Vout=1.6V
The power loss is $1 / 16 \mathrm{~W}$ less
$\mathrm{R}_{\text {LOAD }}=1.6 \mathrm{~V} \times 1.6 \mathrm{~V} /(1 / 16 \mathrm{~W})=40 \Omega$
Select minimum load is $1 \mathrm{k} \Omega$ should be good enough.

## Input Capacitor Selection

Input capacitors are usually a mix of high frequency ceramic capacitors and bulk capacitors. Ceramic capacitors bypass the high frequency noise, and bulk capacitors supply current to the MOSFETs. Usually $1 u F$ ceramic capacitor is chosen to decouple the high frequency noise. The bulk input capacitors are decided by voltage rating and RMS current rating. The RMS current in the input capacitors can be calculated as:

$$
\begin{align*}
& I_{\text {RMS }}=I_{\text {OUT }} \times \sqrt{D} \times \sqrt{1-D} \\
& D=\frac{V_{\text {OUT }}}{V_{\mathbb{N}}} \tag{19}
\end{align*}
$$

$\mathrm{V}_{\mathrm{IN}}=12 \mathrm{~V}$, Vout $=3.3 \mathrm{~V}$, lout $=6 \mathrm{~A}$, using equation (19), the result of input RMS current is 2.68 A .

For higher efficiency, low ESR capacitors are recommended. One Sanyo OSCON SP series 16SP100M 16 V 100 uF with 2.89 A is chosen as input bulk capacitor.

## Power MOSFETs Selection

The NX2211 requires two N-Channel power MOSFETs. The selection of MOSFETs is based on maximum drain source voltage, gate source voltage, maximum current rating, MOSFET on resistance and power dissipation. The main consideration is the power loss contribution of MOSFETs to the overall converter efficiency. In this design example,one Fairchild FDS6294(Vos=30V, ld=13A,Roson=14.4m $\Omega$, Qgate=10nC ) and one Fairchild FDS6676(Vos=30V, lo =14.5A,Roson $=8 \mathrm{~m} \Omega$, Qgate $=45 \mathrm{nC}$ ) are used.

There are three factors causing the MOSFET power loss:conduction loss, switching loss and gate driver loss.

Gate driver loss is the loss generated by discharging the gate capacitor and is dissipated in driver circuits. It is proportional to frequency and is defined as:

$$
\begin{equation*}
P_{\text {gate }}=\left(Q_{\text {HGATE }} \times V_{\text {HGS }}+Q_{\text {LGATE }} \times V_{\text {LGS }}\right) \times F_{S} \tag{20}
\end{equation*}
$$

where Qigate is the high side MOSFETs gate charge, $\mathrm{Q}_{\text {gate }}$ is the low side MOSFETs gate charge, Vhas is the high side gate source voltage, and VLas is the low side gate source voltage.

According to equation (20), PGate $=0.17 \mathrm{~W}$. This power dissipation should not exceed maximum power dissipation of the driver device.

Conduction loss is simply defined as:

$$
\begin{align*}
& \mathrm{P}_{\text {HCON }}=\mathrm{I}_{\text {OUT }}{ }^{2} \times \mathrm{D} \times \mathrm{R}_{\text {DS(ON })} \times K \\
& \mathrm{P}_{\text {LCON }}=\mathrm{I}_{\text {OUT }}{ }^{2} \times(1-\mathrm{D}) \times \mathrm{R}_{\text {DS(ON })} \times \mathrm{K} \\
& \mathrm{P}_{\text {TOTAL }}=\mathrm{P}_{\text {HCON }}+\mathrm{P}_{\text {LCON }} \tag{21}
\end{align*}
$$

where the Ros(on) will increases as MOSFET junction temperature increases, K is $\mathrm{Bss}(\mathrm{ON})$ temperature dependency. As a result, Ros(on) should be selected for the worst case, in which K approximately equals to 1.43 at $125^{\circ} \mathrm{C}$ according to datasheet. Using equation (21), the result of Ptotal is 0.5 W . Conduction loss should not exceed package rating or overall system thermal budget.

Switching loss is mainly caused by crossover conduction at the switching transition. The total switching loss can be approximated.

$$
\begin{equation*}
\mathrm{P}_{\mathrm{SW}}=\frac{1}{2} \times \mathrm{V}_{\text {IN }} \rtimes_{\text {OUT }} \times T_{\text {sw }} \times \mathrm{F}_{\mathrm{S}} \tag{22}
\end{equation*}
$$

where lout is output current, $T_{\text {sw }}$ is the sum of $T_{R}$ and $T_{F}$ which can be found in mosfet datasheet, and Fs is switching frequency. Swithing loss Psw is frequency dependent.

## Soft Start, Enable and shut Down

The NX2211 has a digital start up. It is based on digital counter with 1024 cycles. For NX2211 with 600kHz operation, the start up time is about 1.75 ms . For NX2210 with 1 MHz operation, the start up time is about 1 mS .

The start up of NX2211/2210 can be programmed through resistor divider at Enable pin. For example, if the input bus voltage is 12 V and we want NX2211 starts when Vbus is above 8 V . We can select

R2=1.24k

$$
\mathrm{R}_{1}=\frac{(8 \mathrm{~V}-1.25 \mathrm{~V}) \times \mathrm{R}_{2}}{1.25 \mathrm{~V}}=6.8 \mathrm{k} \Omega
$$

The NX2211/NX2210 can be turned off by pulling down the ENable pin by extra signal MOSFET or NPN transistor such as 2N3904 as shown in the above Figure. When Enable pin is below 1.15 V , the digital soft start is reset to zero. In addition, all the high side is off and output voltage is turned off.


Figure 14 - Enable and Shut down NX2211/NX2210 by pulling down EN pin.

## Feedback Under Voltage Shut Down

NX2211/NX2210 relies on the Feedback Under Voltage Lock Out (FB UVLO ) to provide short circuit protection. Basically, NX2211/NX2210 has a comparator compares the feedback voltage with the FB UVLO threshold 0.4 V .

During the normal operation, if the output is short, the feedback voltage will be lower than 0.4 V and
comparator will change the state. After certain internal delay, both high side and low side driver will be turned off. The output will be latched. The normal operation should be achieved by removing the short and recycle the VCC.


Figure 15-Operation waveform during short


Figure 16-Operation waveform with start up at short.

During the start up, the output voltage is discharged to zero by the synchronous FET. FB voltage starts increase from zero when digital start block operates. Before half of the start up time, the Feedback Under Voltage Lock Out comparator is disabled. After half of start up time, the Feedback UVLO comparator is enabled. The FB UVLO threshold is set to be half of voltage at the positive input of error amplifier. With this set up, if the
output is short before soft start, the Feedback UVLO comparator can catch it and turn off the driver. The short circuit operation waveform during normal operation and during the soft start are shown as follows.

The Feedback UVLO can provide certain short circuit protection. However, since feedback does not have accurate information of current, this protection only provides certain level of over current protection. MOSFET should design such that it can survive with high pulse current for a short period of time. A 0.1 uF or 1 uF capacitor should be added on enable pin to keep enable pin high during short.

## Layout Considerations

The layout is very important when designing high frequency switching converters. Layout will affect noise pickup and can cause a good design to perform with less than expected results.

Start to place the power components, make all the connection in the top layer with wide, copper filled areas. The inductor, output capacitor and the MOSFET should be close to each other as possible. This helps to reduce the EMI radiated by the power traces due to the high switching currents through them. Place input capacitor directly to the drain of the high-side MOSFET, to reduce the ESR replace the single input capacitor with two parallel units. The feedback part of the system should be kept away from the inductor and other noise sources, and be placed close to the IC. In multilayer PCB use one layer as power ground plane and have a control circuit ground (analog ground), to which all signals are referenced.

The goal is to localize the high current path to a separate loop that does not interfere with the more sensitive analog control function. These two grounds must be connected together on the PC board layout at a single point.

