# SINGLE SUPPLY 12V SYNCHRONOUS PWM CONTROLLER WITH NMOS LDO CONTROLLER, POWER GOOD \& ENABLES 

## PRELIMINARY DATA SHEET

The NX2305 controller IC is a combination synchronous Buck and LDO controller IC designed to convert single 12 V supply to low cost dual on board supply applications. The synchronous controller is used for high current high efficiency step down DC to DC converter applications while the LDO controller in conjunction with an external low cost N ch MOSFET can be used as a very low drop out regulator in applications such as converting 3.3 V to 2.5 V output. Internal UVLO keeps both regulators off until the supply voltage exceeds 9 V where independent internal digital soft starts get initiated to ramp up both outputs. The switching section has hiccup current limit by sensing the Rdson of synchronous MOSFET. The LDO controller has Feedback Under Voltage Lock Out as a short circuit protection. Other features includes: 12 V gate drive capability , Adaptive dead band control, Power good flag for the switcher controller and separate Enable pins for independent power sequencing.

- 12V PWM controller plus LDO controller

Hiccup current limit by sensing Rdson of MOSFET

- 12V high side and low side driver
- Fixed internal 300 kHz for switching controller
- Dual Independent Digital Soft Start Function

Adaptive Deadband Control
Enable pin available to program the Vbus UVLO Shut Down switching and LDO via pulling down EnSW or ENLDO pins

APPLICATIONS
PCI Graphic Card on board converters Mother board On board DC to DC applications
On board Single Supply 12V DC to DC such as 12 V to $3.3 \mathrm{~V}, 2.5 \mathrm{~V}$ or 1.8 V
Set Top Box and LCD Display

## TYPICAL APPLICATION



Figure1 - Typical application of NX2305
ORDERING INFORMATION

| Device | Temperature | Package | Frequency |
| :---: | :---: | :---: | :---: |
| NX2305CMTR | 0 to $70^{\circ} \mathrm{C}$ | MLPQ-16L | 300 kHz |
| NX2305CSTR | 0 to $70^{\circ} \mathrm{C}$ | SOIC -16 L | 300 kHz |

## ABSOLUTE MAXIMUM RATINGS(NOTE1)

Vcc to PGND \& BST to SW voltage .................... - 0.3 V to 16 V
BST to PGND Voltage ..................................... -0.3V to 35V
SW to PGND .................................................... -2V to 35V
All other pins ................................................... 0.3 V to 6.5 V
Storage Temperature Range .............................. - $65^{\circ} \mathrm{C}$ to $150^{\circ} \mathrm{C}$
Operating Junction Temperature Range ............... $-40^{\circ} \mathrm{C}$ to $125^{\circ} \mathrm{C}$
CAUTION: Stresses above those listed in "ABSOLUTE MAXIMUM RATINGS", may cause permanent damage to the device. This is a stress only rating and operation of the device at these or any other conditions above those indicated in the operational sections of this specification is not implied.

## PACKAGE INFORMATION

| 16-LEAD PLASTIC MLPQ |  | 16-LEAD PLASTIC SOIC |  |
| :---: | :---: | :---: | :---: |
|  | $\theta_{\mathrm{JA}} \approx 46^{\circ} \mathrm{C} / \mathrm{W}$ <br> FB <br> PGOOD <br> EN-SW <br> EN-LDO | BST $\square$ HDRV $\square$ GND $\square$ LDRV $\square$ PVCC 5 VCC $\qquad$ LDO-OUT $\square$ LDO-FB 8 |  $\theta_{\mathrm{JA}} \approx 83^{\circ} \mathrm{C} / \mathrm{W}$  <br> 16 SW  <br> 15 OCP  <br> 14 COMP  <br> 13 FB  <br> 12 PGOOD  <br> 11 EN-SW  <br> 10 EN-LDO  <br> 9 $5 V$ REG |

## ELECTRICAL SPECIFICATIONS

Unless otherwise specified, these specifications apply over $\mathrm{Vcc}=12 \mathrm{~V}, \mathrm{~V}_{\mathrm{BST}}-\mathrm{V}_{\mathrm{SW}}=12 \mathrm{~V}$, $\mathrm{ENSW}=\mathrm{ENLDO}=3 \mathrm{~V}$, and $\mathrm{T}_{\mathrm{A}}$ $=0$ to $70^{\circ} \mathrm{C}$. Typical values refer to $\mathrm{T}_{\mathrm{A}}=25^{\circ} \mathrm{C}$.

| PARAMETER | SYM | Test Condition | Min | TYP | MAX | Units |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| Reference Voltage Ref Voltage | $V_{\text {REF }}$ |  |  | 0.8 |  | V |
| Ref Voltage line regulation |  | $10 \mathrm{~V}<=\mathrm{Vcc}<=14 \mathrm{~V}$ |  | 0.2 |  | \% |
| Supply Voltage(Vcc\&V ${ }_{\text {BST }}$ ) $V_{\text {CC }}$ Voltage Range | $\mathrm{V}_{\mathrm{cc}}$ |  | 8.2 |  | 14 | V |
| $\mathrm{V}_{\mathrm{CC}}$ Supply Current (Static) | ICC (Static) | $\begin{aligned} & \text { ENSW=LOW } \\ & \text { ENLDO=LOW } \end{aligned}$ |  | 8 |  | mA |
| PV ${ }_{c c}$ Supply Current (Dynamic) | $I_{c c}$ (Dynamic) | $\mathrm{C}_{\mathrm{L}}=3300 \mathrm{pF}$ |  | 8.5 |  | mA |
| $\mathrm{V}_{\text {BST }}$ Voltage Range | $\mathrm{V}_{\text {BST }}$ to $\mathrm{V}_{\text {SW }}$ |  | 8.2 |  | 14 | V |
| $\mathrm{V}_{\text {BST }}$ Supply Current(Static) | $\mathrm{V}_{\text {BST }}$ (Static) | ENSW=LOW ENLDO=LOW |  | 0.2 |  | mA |

NX2305

| PARAMETER | SYM | Test Condition | Min | TYP | MAX | Units |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| $\mathrm{V}_{\text {BST }}$ Supply Current (Dynamic) | $V_{\text {BST }}$ (dynamic) | $\mathrm{C}_{\mathrm{L}}=3300 \mathrm{PF}$ |  | 9.2 |  | mA |
| Under Voltage Lockout $\mathrm{V}_{\mathrm{CC}}$-Threshold | V ${ }_{\text {ca_ }}$ UVLO | $\mathrm{V}_{\mathrm{CC}}$ Rising (NOTE1) |  | 7.2 |  | V |
| Oscillator (Rt) <br> Frequency | $\mathrm{F}_{\mathrm{S}}$ |  |  | 300 |  | KHz |
| Ramp-Amplitude Voltage | $\mathrm{V}_{\text {RAMP }}$ |  |  | 1.5 |  | V |
| Max Duty Cycle |  |  |  | 95 |  | \% |
| Min duty Cycle |  |  |  |  | 0 | \% |
| Error Amplifiers Open Loop Gain |  |  | 50 | 65 |  | dB |
| Transconductance | gm |  |  | 2000 |  | umho |
| Comp SD threshold |  |  |  | 0.2 |  | V |
| Input Bias Current | lb |  |  |  | 100 | nA |
| EN \& SS <br> Soft Start time | Tss |  |  | 6.8 |  | mS |
| Enable HI Threshold | $\mathrm{V}_{\text {ENTH }}$ |  |  | 1.36 |  | V |
| Enable Hysterises | $\mathrm{V}_{\text {ENTHL }}$ |  |  | 150 |  | mV |
| High Side Driver, Hdrv, BST SW ( $\mathrm{C}_{1}=3300 \mathrm{pF}$ ) |  |  |  |  |  |  |
| Output Impedance, Sourcing Current | $\mathrm{R}_{\text {source }}$ (Hdrv) | $\mathrm{I}=200 \mathrm{~mA}$ |  | 3.6 |  | ohm |
| Output Impedance, Sinking Current | $\mathrm{R}_{\text {sink }}($ Hdrv) | $\mathrm{l}=200 \mathrm{~mA}$ |  | 1 |  | ohm |
| Rise Time | THdrv(Rise) | 10\% to 90\% |  | 30 |  | ns |
| Fall Time | THdrv(Fall) | 90\% to 10\% |  | 20 |  | ns |
| Deadband Time | Tdead(L to <br> H) | Ldrv going Low to Hdrv going High, 10\% to 10\% |  | 50 |  | ns |
| Low Side Driver , Ldrv, PVcc, $\operatorname{Pgnd}\left(\mathrm{C}_{\mathrm{L}}=3300 \mathrm{pF}\right)$ <br> Output Impedance, Sourcing Current | $\mathrm{R}_{\text {source }}(\mathrm{Ldrv}$ ) | $\mathrm{I}=200 \mathrm{~mA}$ |  | 2.2 |  | ohm |
| Output Impedance, Sinking Current | $\mathrm{R}_{\text {sink }}($ Ldrv) | $\mathrm{I}=200 \mathrm{~mA}$ |  | 1 |  | ohm |
| Rise Time | TLdrv(Rise) | 10\% to 90\% |  | 30 |  | ns |
| Fall Time | TLdrv(Fall) | 90\% to 10\% |  | 20 |  | ns |
| Deadband Time | Tdead(H to <br> L) | SW going Low to Ldrv going High, $10 \%$ to $10 \%$ |  | 50 |  | ns |
| LDO Controller FB Pin- Bias Current |  |  |  |  | 100 | nA |
| High Output Voltage |  |  |  | 11.1 |  | V |
| Low Output Voltage |  |  |  | 0.2 |  | V |
| High Output Source Current |  |  |  | 1.9 |  | mA |
| Low Output Sink Current |  |  |  | 0.9 |  | mA |


|  |  |  |  |  |  |  |
| :--- | :---: | :---: | :---: | :---: | :---: | :---: |
| PARAMETER | SYM | Test Condition | Min | TYP | MAX | Units |
| Open Loop Gain |  | GBNT(Note 2) | 50 |  |  | dB |
| FB Under Voltage trip point |  |  |  | 50 |  | $\%$ |
| Power Good(Pgood) <br> Threshold Voltage as \% of <br> Vref |  | FB ramping up |  | 90 |  | $\%$ |
| Hysteresis |  |  |  |  |  |  |
| OCP Adjust <br> OCP Current Setting |  |  |  | 40 |  | $\%$ |

NOTE1: In actual circuit application, the ENSW pin is used to program converter start up and hysteresis threshold voltage.
NOTE2: This parameter is guaranteed by design but not tested in production(GBNT).

PIN DESCRIPTIONS

| PIN SYMBOL | PIN DESCRIPTION |
| :---: | :---: |
| VCC | IC's supply voltage. This pin biases the internal logic circuits. A high freq 1 uF ceramic capacitor is placed as close as possible to and connected to this pin and ground pin. The maximum rating of this pin is 16 V . |
| BST | This pin supplies voltage to high side FET driver. A high freq 0.1 uF ceramic capacitor is placed as close as possible to and connected to these pins and SW pin. |
| ENLDO | A resistor divider is connected from the LDO bus voltage to this pin that holds off the LDO soft start until this threshold is reached. An external low cost MOSFET can be connected to this pin for external enable control. |
| ENSW | A resistor divider is connected from the respective switcher BUS voltage to this pin that holds off the controller's soft start until this threshold is reached. An external low cost MOSFET can be connected to this pin for external enable control. |
| FB | This pin is the error amplifier inverting input. This pin is connected via resistor divider to the output of the switching regulator to set the output DC voltage. |
| COMP | This pin is the output of error amplifier and is used to compensate the voltage control feedback loop. |
| OCP | This pin is connected to the drain of the external low side MOSFET and is the input of the over current protection(OCP) comparator. An internal current source 40uA is flown to the external resistor which sets the OCP voltage across the Rdson of the low side MOSFET. Current limit point is this voltage divided by the Rds-on. Once this threshold is reached the Hdrv and Ldrv pins are switched low and an internal hiccup circuit is set that recycles the soft start circuit after 2048 switching cycles. |
| sw | This pin is connected to source of high side FET and provides return path for the high side driver. It is also used to hold the low side driver low until this pin is brought low by the action of high side turning off. LDRV can only go high if SW is below 1V threshold . |
| HDRV | High side gate driver output. |
| LDRV | Low side gate driver output. |
| PVCC | Supply voltage for the low side fet driver. A high frequency 1 uF ceramic cap must be connected from this pin to the PGND pin as close as possible. |
| LDO_FB | LDO controller feedback input. This pin is connected via resistor divider to the output of the switching regulator to set the output DC voltage. If the LDOFB pin is pulled below 0.4 V , an internal comparator after a delay pulls down LDOOUT pin and initiates the HICCUP circuitry. During the startup this latch is not activated, allowing the LDOFB pin to come up and follow the soft started Vref voltage. |
| LDO_OUT | LDO controller output. This pin is controlling the gate of an external NCH MOSFET. The maximum rating of this pin is 16 V . |
| 5V REG | Output of an internal 5 V regulator. An external 0.1 uF cap is required for stability. |


| PIN SYMBOL | PIN DESCRIPTION |
| :---: | :--- |
| PGOOD | An open drain output that requires a pull up resistor to Vcc or a voltage lower than Vcc. When <br> FB pin reaches 90\% of the reference voltage PGOOD transitions from LO to HI state. |
| PGND | Power ground pin for low side driver. In SOIC16 package, PGND and AGND are combined <br> together called GND. |
| AGND | Analog ground. In MLPD16 package, pad is AGND. |

## BLOCK DIAGRAM



Figure 2-Simplified block diagram of the NX2305

## APPLICATION INFORMATION

Symbol Used In Application Information:

| VIn | - Input voltage |
| :--- | :--- |
| Vout | - Output voltage |

lout - Output current
$\Delta V_{\text {RIPPLE }}$ - Output voltage ripple
Fs - Switching frequency
$\Delta$ RIIPPLE - Inductor current ripple

## Design Example

Power stage design requirements:
Vin $=12 \mathrm{~V}$
Vout $=1.8 \mathrm{~V}$
lout $=10 \mathrm{~A}$
$\Delta V_{\text {RIPPLE }}<=20 \mathrm{mV}$
$\Delta \mathrm{V}_{\text {tran }<=100 \mathrm{mV}}$ @ 10A step
Fs=300kHz

## Output Inductor Selection

The selection of inductor value is based on inductor ripple current, power rating, working frequency and efficiency. Larger inductor value normally means smaller ripple current. However if the inductance is chosen too large, it brings slow response and lower efficiency. Usually the ripple current ranges from $20 \%$ to $40 \%$ of the output current. This is a design freedom which can be decided by design engineer according to various application requirements. The inductor value can be calculated by using the following equations:

$$
\begin{align*}
& L_{\text {OUT }}=\frac{V_{\text {IN }}-V_{\text {OUT }}}{I_{\text {RIPPLE }}} \times \frac{V_{\text {OUT }}}{V_{\text {IN }}} \times \frac{1}{F_{\text {S }}}  \tag{1}\\
& I_{\text {RIPPLE }}=k \times I_{\text {OUTPUT }}
\end{align*}
$$

where k is between 0.2 to 0.4 .
Select $\mathrm{k}=0.3$, then

$$
\mathrm{L}_{\text {out }}=\frac{12 \mathrm{~V}-1.8 \mathrm{~V}}{0.3 \times 10 \mathrm{~A}} \times \frac{1.8 \mathrm{~V}}{12 \mathrm{~V}} \times \frac{1}{300 \mathrm{kHz}}
$$

$$
\mathrm{L}_{\text {out }}=1.7 \mathrm{uH}
$$

Choose Lout=2.2uH, then coilcraft inductor DO5010P-222HC is a good choice.

Current Ripple is calculated as

$$
\begin{align*}
\mathrm{I}_{\text {RIPPLE }} & =\frac{V_{\text {IN }}-V_{\text {OUT }}}{L_{\text {OUT }}} \times \frac{V_{\text {OUT }}}{V_{\text {IN }}} \times \frac{1}{F_{S}} \\
& =\frac{12 \mathrm{~V}-1.8 \mathrm{~V}}{2.2 \mathrm{uH}} \times \frac{1.8 \mathrm{~V}}{12 \mathrm{~V}} \times \frac{1}{300 \mathrm{kHz}}=2.3 \mathrm{~A} \tag{2}
\end{align*}
$$

## Output Capacitor Selection

Output capacitor is basically decided by the amount of the output voltage ripple allowed during steady state(DC) load condition as well as specification for the load transient. The optimum design may require a couple of iterations to satisfy both condition.

## Based on DC Load Condition

The amount of voltage ripple during the DC load condition is determined by equation(3).

$$
\begin{equation*}
\Delta \mathrm{V}_{\text {RIPPLE }}=E S R \times \Delta \mathrm{I}_{\text {RIPPLE }}+\frac{\Delta \mathrm{I}_{\text {RIPPLE }}}{8 \times \mathrm{F}_{\mathrm{S}} \times \mathrm{C}_{\text {oUT }}} \tag{3}
\end{equation*}
$$

Where ESR is the output capacitors' equivalent series resistance, $\mathrm{C}_{\text {OUT }}$ is the value of output capacitors.

Typically when large value capacitors are selected such as Aluminum Electrolytic,POSCAP and OSCON types are used, the amount of the output voltage ripple is dominated by the first term in equation(3) and the second term can be neglected.

For this example, POSCAP are chosen as output capacitors, the ESR and inductor current typically determines the output voltage ripple.

$$
\begin{equation*}
E S R_{\text {desire }}=\frac{\Delta \mathrm{V}_{\text {RIPPLE }}}{\Delta I_{\text {RIPPLE }}}=\frac{20 \mathrm{mV}}{2.3 \mathrm{~A}}=8.7 \mathrm{~m} \Omega \tag{4}
\end{equation*}
$$

If low ESR is required, for most applications, multiple capacitors in parallel are better than a big capacitor. For example, for 20 mV output ripple, POSCAP 2R5TPE470M9 with $9 \mathrm{~m} \Omega$ are chosen.

$$
\begin{equation*}
N=\frac{E S R_{E} \times \Delta I_{\text {RIPPLE }}}{\Delta V_{\text {RIPPLE }}} \tag{5}
\end{equation*}
$$

Number of Capacitor is calculated as
$N=\frac{9 \mathrm{~m} \Omega \times 2.3 \mathrm{~A}}{20 \mathrm{mV}}$
$\mathrm{N}=1.03$
The number of capacitor has to be round up to a integer. Choose $\mathrm{N}=2$.

If ceramic capacitors are chosen as output capacitors, both terms in equation (3) need to be evaluated to determine the overall ripple. Usually when this type of capacitors are selected, the amount of capacitance per single unit is not sufficient to meet the transient specification, which results in parallel configuration of multiple capacitors.

For example, one 100uF, X5R ceramic capacitor with $2 \mathrm{~m} \Omega$ ESR is used. The amount of output ripple is

$$
\begin{aligned}
\Delta \mathrm{V}_{\text {RIPPLE }} & =2 \mathrm{~m} \Omega \times 2.3 \mathrm{~A}+\frac{2.3 \mathrm{~A}}{8 \times 300 \mathrm{kHz} \times 100 \mathrm{uF}} \\
& =4.6 \mathrm{mV}+9.6 \mathrm{mV}=14.2 \mathrm{mV}
\end{aligned}
$$

Although this meets DC ripple spec, however it needs to be studied for transient requirement.

## Based On Transient Requirement

Typically, the output voltage droop during transient is specified as
$\Delta \mathrm{V}_{\text {droop }}<\Delta \mathrm{V}_{\text {tran }} @$ step load $\Delta \mathrm{I}_{\text {step }}$
During the transient, the voltage droop during the transient is composed of two sections. One section is dependent on the ESR of capacitor, the other section is a function of the inductor, output capacitance as well as input, output voltage. For example, for the overshoot when load from high load to light load with a $\Delta I_{\text {STEP }}$ transient load, if assuming the bandwidth of system is high enough, the overshoot can be estimated as the following equation.

$$
\begin{equation*}
\Delta \mathrm{V}_{\text {overshoot }}=\mathrm{ESR} \times \Delta \mathrm{I}_{\text {sep }}+\frac{\mathrm{V}_{\text {out }}}{2 \times \mathrm{L} \times \mathrm{C}_{\text {out }}} \times \tau^{2} \tag{6}
\end{equation*}
$$

where $\tau$ is the a function of capacitor,etc.

$$
\tau=\left\{\begin{array}{l}
0 \quad \text { if } \quad \mathrm{L} \leq \mathrm{L}_{\text {crit }}  \tag{7}\\
\frac{\mathrm{L} \times \Delta \mathrm{I}_{\text {sep }}}{\mathrm{V}_{\text {out }}}-\mathrm{ESR} \times \mathrm{C}_{\text {out }} \quad \text { if } \quad \mathrm{L} \geq \mathrm{L}_{\text {crit }}
\end{array}\right.
$$

where

$$
\begin{equation*}
\mathrm{L}_{\text {crit }}=\frac{\mathrm{ESR} \times \mathrm{C}_{\text {ouT }} \times \mathrm{V}_{\text {OUT }}}{\Delta \mathrm{I}_{\text {step }}}=\frac{E S R_{E} \times \mathrm{C}_{\mathrm{E}} \times \mathrm{V}_{\text {OUT }}}{\Delta \mathrm{I}_{\text {step }}} \tag{8}
\end{equation*}
$$

where $E_{E S}$ and $C_{E}$ represents $E S R$ and capacitance of each capacitor if multiple capacitors are used in parallel.

The above equation shows that if the selected out-
put inductor is smaller than the critical inductance, the voltage droop or overshoot is only dependent on the ESR of output capacitor. For low frequency capacitor such as electrolytic capacitor, the product of ESR and capacitance is high and $\mathrm{L} \leq \mathrm{L}_{\text {citi }}$ is true. In that case, the transient spec is mostly like to dependent on the ESR of capacitor.

Most case, the output capacitor is multiple capacitor in parallel. The number of capacitor can be calculated by the following

$$
\begin{equation*}
\mathrm{N}=\frac{\mathrm{ESR}_{\mathrm{E}} \times \Delta \mathrm{I}_{\text {tep }}}{\Delta \mathrm{V}_{\text {tran }}}+\frac{\mathrm{V}_{\text {OUT }}}{2 \times \mathrm{L} \times \mathrm{C}_{\mathrm{E}} \times \Delta \mathrm{V}_{\text {tan }}} \times \tau^{2} \tag{9}
\end{equation*}
$$

where

$$
\tau=\left\{\begin{array}{l}
0 \quad \text { if } \quad L \leq L_{\text {crit }}  \tag{10}\\
\frac{L \times \Delta I_{\text {sep }}}{V_{\text {out }}}-E_{\text {SR }} \times C_{E} \quad \text { if } \quad L \geq L_{\text {crit }}
\end{array}\right.
$$

For example, assume voltage droop during transient is 100 mV for 10 A load step.

If the POSCAP 2R5TPE470M9 (470uF, 9mohm ESR) is used, the crticial inductance is given as

$$
\begin{aligned}
& \mathrm{L}_{\text {crit }}=\frac{\mathrm{ESR}_{\mathrm{E}} \times \mathrm{C}_{\mathrm{E}} \times \mathrm{V}_{\text {OUT }}}{\Delta \mathrm{I}_{\text {step }}}= \\
& \frac{9 \mathrm{~m} \Omega \times 470 \mu \mathrm{~F} \times 1.8 \mathrm{~V}}{10 \mathrm{~A}}=0.76 \mu \mathrm{H}
\end{aligned}
$$

The selected inductor is 2.2 uH which is bigger than critical inductance. In that case, the output voltage transient not only dependent on the ESR, but also capacitance.
number of capacitor is

$$
\begin{aligned}
& \tau=\frac{\mathrm{L} \times \Delta \mathrm{I}_{\text {step }}}{\mathrm{V}_{\text {ouT }}}-\mathrm{ESR}_{\mathrm{E}} \times \mathrm{C}_{\mathrm{E}} \\
= & \frac{2.2 \mu \mathrm{H} \times 10 \mathrm{~A}}{1.8 \mathrm{~V}}-9 \mathrm{~m} \Omega \times 470 \mu \mathrm{~F}=7.97 \mathrm{us} \\
\mathrm{~N}= & \frac{\mathrm{ESR}_{\mathrm{E}} \times \Delta \mathrm{I}_{\text {sepp }}}{\Delta \mathrm{V}_{\text {tran }}}+\frac{\mathrm{V}_{\text {out }}}{2 \times \mathrm{L} \times \mathrm{C}_{\mathrm{E}} \times \Delta \mathrm{V}_{\text {tan }}} \times \tau^{2} \\
= & \frac{9 \mathrm{~m} \Omega \times 10 \mathrm{~A}}{100 \mathrm{mV}}+\frac{1.8 \mathrm{~V}}{2 \times 2.2 \mu \mathrm{H} \times 470 \mu \mathrm{~F} \times 100 \mathrm{mV}} \times(7.97 \mathrm{us})^{2} \\
= & 1.44
\end{aligned}
$$

The number of capacitors has to satisfied both ripple and transient requirement. Overall, we choose $\mathrm{N}=2$.

It should be considered that the proposed equation is based on ideal case, in reality, the droop or overshoot is typically more than the calculation. The equation gives a good start. For more margin, more capacitors have to be chosen after the test. Typically, for high frequency capacitor such as high quality POSCAP especially ceramic capacitor, $20 \%$ to $100 \%$ (for ceramic) more capacitors have to be chosen since the ESR of capacitors is so low that the PCB parasitic can affect the results tremendously. More capacitors have to be selected to compensate these parasitic parameters.

## Compensator Design

Due to the double pole generated by LC filter of the power stage, the power system has $180^{\circ}$ phase shift , and therefore, is unstable by itself. In order to achieve accurate output voltage and fast transient response, compensator is employed to provide highest possible bandwidth and enough phase margin. Ideally, the Bode plot of the closed loop system has crossover frequency between $1 / 10$ and $1 / 5$ of the switching frequency, phase margin greater than $50^{\circ}$ and the gain crossing 0 dB with $20 \mathrm{~dB} /$ decade. Power stage output capacitors usually decide the compensator type. If electrolytic capacitors are chosen as output capacitors, type II compensator can be used to compensate the system, because the zero caused by output capacitor ESR is lower than crossover frequency. Otherwise type III compensator should be chosen.

## A. Type III compensator design

For low ESR output capacitors, typically such as Sanyo oscap and poscap, the frequency of ESR zero caused by output capacitors is higher than the crossover frequency. In this case, it is necessary to compensate the system with type III compensator. The following figures and equations show how to realize the type III compensator by transconductance amplifier.

$$
\begin{align*}
& \mathrm{F}_{\mathrm{Z} 1}=\frac{1}{2 \times \pi \times \mathrm{R}_{4} \times \mathrm{C}_{2}}  \tag{11}\\
& \mathrm{~F}_{\mathrm{Z} 2}=\frac{1}{2 \times \pi \times\left(\mathrm{R}_{2}+\mathrm{R}_{3}\right) \times \mathrm{C}_{3}}  \tag{12}\\
& \mathrm{~F}_{\mathrm{P} 1}=\frac{1}{2 \times \pi \times \mathrm{R}_{3} \times \mathrm{C}_{3}}  \tag{13}\\
& \mathrm{~F}_{\mathrm{P} 2}=\frac{1}{2 \times \pi \times \mathrm{R}_{4} \times \frac{\mathrm{C}_{1} \times \mathrm{C}_{2}}{\mathrm{C}_{1}+\mathrm{C}_{2}}} \tag{14}
\end{align*}
$$

where $\mathrm{F}_{\mathrm{z} 1}, \mathrm{~F}_{\mathrm{z} 2}, \mathrm{~F}_{\mathrm{P} 1}$ and $\mathrm{F}_{\mathrm{P} 2}$ are poles and zeros in the compensator.

The transfer function of type III compensator for transconductance amplifier is given by:

$$
\frac{V_{e}}{V_{\text {OUT }}}=\frac{1-g_{m} \times Z_{f}}{1+g_{m} \times Z_{\text {in }}+Z_{\text {in }} / R_{1}}
$$

For the voltage amplifier, the transfer function of compensator is

$$
\frac{\mathrm{V}_{\mathrm{e}}}{\mathrm{~V}_{\text {OUT }}}=\frac{-\mathrm{Z}_{\mathrm{f}}}{\mathrm{Z}_{\text {in }}}
$$

To achieve the same effect as voltage amplifier, the compensator of transconductance amplifier must satisfy this condition: R4>>2/gm. And it would be desirable if $R 1||R 2|| R 3 \gg 1 / \mathrm{gm}$ can be met at the same time.


Figure 3 - Type III compensator using transconductance amplifier

Case 1: $\quad F_{L C}<F_{0}<F_{\text {ESR }}$


Figure 4 - Bode plot of Type III compensator

$$
\left(F_{\mathrm{LC}}<\mathrm{F}_{\mathrm{O}}<\mathrm{F}_{\mathrm{ESR}}\right)
$$

Typical design example of type III compensator in which the crossover frequency is selected as $\mathrm{F}_{\mathrm{LC}}<\mathrm{F}_{\mathrm{o}}<\mathrm{F}_{\text {ESR }}$ and $\mathrm{F}_{\mathrm{o}}<=1 / 10 \sim 1 / 5 \mathrm{~F}_{\mathrm{s}}$ is shown as the following steps.

1. Calculate the location of $L C$ double pole $F_{L C}$ and ESR zero $F_{\text {ESR }}$.

$$
\begin{aligned}
\mathrm{F}_{\text {LC }} & =\frac{1}{2 \times \pi \times \sqrt{\text { Lout }_{\text {OC }} \text { OUT }}} \\
& =\frac{1}{2 \times \pi \times \sqrt{2.2 \mathrm{uH} \times 940 \mathrm{uF}}} \\
& =3.5 \mathrm{kHz} \\
\mathrm{~F}_{\text {ESR }} & =\frac{1}{2 \times \pi \times \mathrm{ESR} \times \mathrm{C}_{\text {out }}} \\
& =\frac{1}{2 \times \pi \times 4.5 \mathrm{~m} \Omega \times 940 \mathrm{uF}} \\
& =37.6 \mathrm{kHz}
\end{aligned}
$$

2. Set $R_{2}$ equal to $10 \mathrm{k} \Omega$.
$R_{1}=\frac{R_{2} \times V_{\text {REF }}}{V_{\text {OUT }}-V_{\text {REF }}}=\frac{10 \mathrm{k} \Omega \times 0.8 \mathrm{~V}}{1.8 \mathrm{~V}-0.8 \mathrm{~V}}=8 \mathrm{k} \Omega$
Choose $\mathrm{R}_{1}=8 \mathrm{k} \Omega$.
3. Set zero $\mathrm{F}_{\mathrm{Z} 2}=\mathrm{F}_{\mathrm{LC}}$ and $\mathrm{F}_{\mathrm{p} 1}=\mathrm{F}_{\mathrm{ESR}}$.
4. Calculate $\mathrm{R}_{4}$ and $\mathrm{C}_{3}$ with the crossover
frequency at 1/10~ $1 / 5$ of the switching frequency. Set $\mathrm{F}_{\mathrm{o}}=25 \mathrm{kHz}$.

$$
\begin{aligned}
\mathrm{C}_{3} & =\frac{1}{2 \times \pi \times \mathrm{R}_{2}} \times\left(\frac{1}{\mathrm{~F}_{\mathrm{z2}}}-\frac{1}{\mathrm{~F}_{\mathrm{p} 1}}\right) \\
& =\frac{1}{2 \times \pi \times 10 \mathrm{k} \Omega} \times\left(\frac{1}{3.5 \mathrm{kHz}}-\frac{1}{37.6 \mathrm{kHz}}\right) \\
& =4.1 \mathrm{nF} \\
\mathrm{R}_{4} & =\frac{\mathrm{V}_{\text {osc }}}{\mathrm{V}_{\text {in }}} \times \frac{2 \times \pi \times \mathrm{F}_{\mathrm{o}} \times \mathrm{L}}{\mathrm{C}_{3}} \times \mathrm{C}_{\text {out }} \\
& =\frac{1.5 \mathrm{~V}}{12 \mathrm{~V}} \times \frac{2 \times \pi \times 25 \mathrm{kHz} \times 2.2 \mathrm{uH}}{3.9 \mathrm{nF}} \times 940 \mathrm{uF} \\
& =10.4 \mathrm{k} \Omega
\end{aligned}
$$

Choose C3=3.9nF, R4=10.2k.
5. Calculate $C_{2}$ with zero $F_{z 1}$ at $75 \%$ of the LC double pole by equation (11).

$$
\begin{aligned}
\mathrm{C}_{2} & =\frac{1}{2 \times \pi \times \mathrm{F}_{\mathrm{Z1}} \times \mathrm{R}_{4}} \\
& =\frac{1}{2 \times \pi \times 0.75 \times 3.5 \mathrm{kHz} \times 10.2 \mathrm{k} \Omega} \\
& =5.95 \mathrm{nF}
\end{aligned}
$$

Choose $\mathrm{C} 2=5.6 \mathrm{nF}$.
6. Calculate $C_{1}$ by equation (14) with pole $F_{p 2}$ at half the switching frequency.

$$
\begin{aligned}
\mathrm{C}_{1} & =\frac{1}{2 \times \pi \times \mathrm{R}_{4} \times \mathrm{F}_{\mathrm{P} 2}} \\
& =\frac{1}{2 \times \pi \times 10.2 \mathrm{k} \Omega \times 150 \mathrm{kHz}} \\
& =104 \mathrm{pF}
\end{aligned}
$$

Choose C1=100pF.
7. Calculate $\mathrm{R}_{3}$ by equation (13).

$$
\begin{aligned}
\mathrm{R}_{3} & =\frac{1}{2 \times \pi \times \mathrm{F}_{\mathrm{P} 1} \times \mathrm{C}_{3}} \\
& =\frac{1}{2 \times \pi \times 37.6 \mathrm{kHz} \times 3.9 \mathrm{nF}} \\
& =1.1 \mathrm{k} \Omega
\end{aligned}
$$

Choose $\mathrm{R}_{3}=1.1 \mathrm{k} \Omega$.

Case 2: $\quad F_{\text {LC }}<F_{\text {ESR }}<F_{0}$


Figure 5 - Bode plot of Type III compensator

$$
\left(F_{\mathrm{LC}}<\mathrm{F}_{\mathrm{ESR}}<\mathrm{F}_{\mathrm{O}}\right)
$$

If electrolytic capacitors are used as output capacitors, typical design example of type III compensator in which the crossover frequency is selected as $\mathrm{F}_{\mathrm{LC}}<\mathrm{F}_{\mathrm{ESR}}<\mathrm{F}_{\mathrm{O}}$ and $\mathrm{F}_{\mathrm{O}}<=1 / 10 \sim 1 / 5 \mathrm{~F}_{\mathrm{s}}$ is shown as the following steps. Here one SANYO MV-WG1500 with $13 \mathrm{~m} \Omega$ is chosen as output capacitor.

1. Calculate the location of $L C$ double pole $F_{L C}$ and ESR zero $\mathrm{F}_{\text {ESR }}$.

$$
\begin{aligned}
\mathrm{F}_{\text {LC }} & =\frac{1}{2 \times \pi \times \sqrt{\text { Lout } \times \mathrm{C}_{\text {out }}}} \\
& =\frac{1}{2 \times \pi \times \sqrt{2.2 \mathrm{uH} \times 1500 \mathrm{uF}}} \\
& =2.77 \mathrm{kHz} \\
\mathrm{~F}_{\text {ESR }} & =\frac{1}{2 \times \pi \times \mathrm{ESR} \times \mathrm{C}_{\text {out }}} \\
& =\frac{1}{2 \times \pi \times 13 \mathrm{~m} \Omega \times 1500 \mathrm{uF}} \\
& =8.16 \mathrm{kHz}
\end{aligned}
$$

2. Set $R_{2}$ equal to $15 k \Omega$.
$\mathrm{R}_{1}=\frac{\mathrm{R}_{2} \times \mathrm{V}_{\text {REF }}}{\mathrm{V}_{\text {OUT }}-\mathrm{V}_{\text {REF }}}=\frac{15 \mathrm{k} \Omega \times 0.8 \mathrm{~V}}{1.8 \mathrm{~V}-0.8 \mathrm{~V}}=12 \mathrm{k} \Omega$
Choose $\mathrm{R}_{1}=12 \mathrm{k} \Omega$.
3. Set zero $F_{Z 2}=F_{L C}$ and $F_{p 1}=F_{E S R}$.
4. Calculate $\mathrm{C}_{3}$.

$$
\begin{aligned}
\mathrm{C}_{3} & =\frac{1}{2 \times \pi \times \mathrm{R}_{2}} \times\left(\frac{1}{\mathrm{~F}_{\mathrm{z} 2}}-\frac{1}{\mathrm{~F}_{\mathrm{p} 1}}\right) \\
& =\frac{1}{2 \times \pi \times 15 \mathrm{k} \Omega} \times\left(\frac{1}{2.77 \mathrm{kHz}}-\frac{1}{8.16 \mathrm{kHz}}\right) \\
& =2.5 \mathrm{nF}
\end{aligned}
$$

Choose $\mathrm{C}_{3}=2.7 \mathrm{nF}$.
5. Calculate $R_{3}$.

$$
\begin{aligned}
\mathrm{R}_{3} & =\frac{1}{2 \times \pi \times \mathrm{F}_{\mathrm{P} 1} \times \mathrm{C}_{3}} \\
& =\frac{1}{2 \times \pi \times 8.16 \mathrm{kHz} \times 2.7 \mathrm{nF}} \\
& =7.22 \mathrm{k} \Omega
\end{aligned}
$$

Choose $\mathrm{R}_{3}=7.32 \mathrm{k} \Omega$.
6. Calculate $R_{4}$ with $F_{0}=30 \mathrm{kHz}$.

$$
\begin{aligned}
\mathrm{R}_{4} & =\frac{\mathrm{V}_{\text {osc }}}{\mathrm{V}_{\text {in }}} \times \frac{2 \times \pi \times \mathrm{F}_{0} \times \mathrm{L}}{\mathrm{ESR}} \times \frac{\mathrm{R}_{2} \times \mathrm{R}_{3}}{\mathrm{R}_{2}+\mathrm{R}_{3}} \\
& =\frac{1.5 \mathrm{~V}}{12 \mathrm{~V}} \times \frac{2 \times \pi \times 30 \mathrm{kHz} \times 2.2 \mathrm{uH}}{13 \mathrm{~m} \Omega} \times \frac{15 \mathrm{k} \Omega \times 7.32 \mathrm{k} \Omega}{15 \mathrm{k} \Omega+7.32 \mathrm{k} \Omega} \\
& =19.6 \mathrm{k} \Omega
\end{aligned}
$$

Choose $\mathrm{R}_{4}=19.6 \mathrm{k} \Omega$.
5. Calculate $C_{2}$ with zero $F_{z 1}$ at $75 \%$ of the LC double pole by equation (11).

$$
\begin{aligned}
\mathrm{C}_{2} & =\frac{1}{2 \times \pi \times \mathrm{F}_{\mathrm{Z1}} \times \mathrm{R}_{4}} \\
& =\frac{1}{2 \times \pi \times 0.75 \times 2.77 \mathrm{kHz} \times 19.6 \mathrm{k} \Omega} \\
& =2.9 \mathrm{nF}
\end{aligned}
$$

Choose $\mathrm{C}_{2}=2.7 \mathrm{nF}$.
6. Calculate $C_{1}$ by equation (14) with pole $F_{p 2}$ at half the switching frequency.

$$
\begin{aligned}
\mathrm{C}_{1} & =\frac{1}{2 \times \pi \times \mathrm{R}_{4} \times \mathrm{F}_{\mathrm{P} 2}} \\
& =\frac{1}{2 \times \pi \times 19.6 \mathrm{k} \Omega \times 150 \mathrm{kHz}} \\
& =54 \mathrm{pF}
\end{aligned}
$$

Choose $\mathrm{C}_{1}=56 \mathrm{pF}$.

## B. Type II compensator design

If the electrolytic capacitors are chosen as power stage output capacitors, usually the Type II compensator can be used to compensate the system.

For this type of compensator, $\mathrm{F}_{\mathrm{O}}$ has to satisfy $\mathrm{F}_{\mathrm{LC}}<\mathrm{F}_{\mathrm{ESR} \ll \mathrm{F}_{\mathrm{O}}<=1 / 10 \sim 1 / 5 \mathrm{~F}_{\mathrm{s}} .}$

## Case 1:

Type II compensator can be realized by simple RC circuit as shown in figure 7. $\mathrm{R}_{3}$ and $\mathrm{C}_{1}$ introduce a zero to cancel the double pole effect. $\mathrm{C}_{2}$ introduces a pole to suppress the switching noise.

To achieve the same effect as voltage amplifier, the compensator of transconductance amplifier must satisfy this condition: $R_{3} \gg 1 / \mathrm{gm}$ and $\mathrm{R}_{1} \| \mathrm{R}_{2} \gg 1 / \mathrm{gm}$. The following equations show the compensator pole zero location and constant gain.

$$
\begin{align*}
& \text { Gain }=\frac{\mathrm{R}_{3}}{\mathrm{R}_{2}}  \tag{15}\\
& \mathrm{~F}_{2}=\frac{1}{2 \times \pi \times \mathrm{R}_{3} \times \mathrm{C}_{1}}  \tag{16}\\
& \mathrm{~F}_{\mathrm{p}} \approx \frac{1}{2 \times \pi \times \mathrm{R}_{3} \times \mathrm{C}_{2}} \tag{17}
\end{align*}
$$



Figure 6 - Bode plot of Type II compensator


Figure 7 - Type II compensator with transconductance amplifier(case 1)

The following parameters are used as an example for type II compensator design, three 1500uF with 19 mohm Sanyo electrolytic CAP 6MV1500WGL are used as output capacitors. Coilcraft DO5010P152 HC 1.5 uH is used as output inductor. See figure 19. The power stage information is that:
$\mathrm{V}_{\mathrm{in}}=12 \mathrm{~V}$, Vout $=1.2 \mathrm{~V}$, lout $=12 \mathrm{~A}, F s=300 \mathrm{kHz}$.

1. Calculate the location of $L C$ double pole $F_{\mathrm{LC}}$ and ESR zero $F_{\text {ESR }}$.

$$
\begin{aligned}
\mathrm{F}_{\text {LC }} & =\frac{1}{2 \times \pi \times \sqrt{\text { Lout } \times \mathrm{C}_{\text {OUT }}}} \\
& =\frac{1}{2 \times \pi \times \sqrt{1.5 \mathrm{uH} \times 4500 \mathrm{uF}}} \\
& =1.94 \mathrm{kHz} \\
\mathrm{~F}_{\text {ESR }} & =\frac{1}{2 \times \pi \times \mathrm{ESR} \times \mathrm{C}_{\text {out }}} \\
& =\frac{1}{2 \times \pi \times 6.33 \mathrm{~m} \Omega \times 4500 \mathrm{uF}} \\
& =5.6 \mathrm{kHz}
\end{aligned}
$$

2. Set crossover frequency $\mathrm{Fo}=30 \mathrm{kHz} \gg \mathrm{F}_{\text {ESR }}$.
3. Set $R_{2}$ equal to $10 k \Omega$. Based on output voltage, using equation 21 , the final selection of $R_{1}$ is $20 \mathrm{k} \Omega$.
4.Calculate $R_{3}$ value by the following equation.

$$
\begin{aligned}
R_{3} & =\frac{V_{\text {osc }}}{V_{\text {in }}} \times \frac{2 \times \pi \times F_{0} \times L}{E S R} \times R_{2} \\
& =\frac{1.1 \mathrm{~V}}{12 \mathrm{~V}} \times \frac{2 \times \pi \times 30 \mathrm{kHz} \times 1.5 \mathrm{uH}}{6.33 \mathrm{~m} \Omega} \times 10 \mathrm{k} \Omega \\
& =37.2 \mathrm{k} \Omega
\end{aligned}
$$

Choose $\mathrm{R}_{3}=37.4 \mathrm{k} \Omega$.
5. Calculate $C_{1}$ by setting compensator zero $F_{z}$ at $75 \%$ of the LC double pole.

$$
\begin{aligned}
\mathrm{C}_{1} & =\frac{1}{2 \times \pi \times R_{3} \times F_{z}} \\
& =\frac{1}{2 \times \pi \times 37.4 \mathrm{k} \Omega \times 0.75 \times 1.94 \mathrm{kHz}} \\
& =2.9 \mathrm{nF}
\end{aligned}
$$

Choose $\mathrm{C}_{1}=2.7 \mathrm{nF}$.
6. Calculate $\mathrm{C}_{2}$ by setting compensator pole $\mathrm{F}_{\mathrm{p}}$ at half the swithing frequency.

$$
\begin{aligned}
\mathrm{C}_{2} & =\frac{1}{\pi \times \mathrm{R}_{3} \times \mathrm{F}_{\mathrm{s}}} \\
& =\frac{1}{\pi \times 37.4 \mathrm{k} \Omega \times 150 \mathrm{kHz}} \\
& =57 \mathrm{pF}
\end{aligned}
$$

Choose $\mathrm{C}_{2}=56 \mathrm{pF}$.

## Case 2:

Type II compensator can also be realized by simple RC circuit without feedback as shown in figure 9. R3 and C1 introduce a zero to cancel the double pole effect. C2 introduces a pole to suppress the switching noise. The following equations show the compensator pole zero location and constant gain.

$$
\begin{align*}
& \text { Gain }=g_{m} \times \frac{R_{1}}{R_{1}+R_{2}} \times R_{3}  \tag{18}\\
& F_{z}=\frac{1}{2 \times \pi \times R_{3} \times C_{1}}  \tag{19}\\
& F_{p} \approx \frac{1}{2 \times \pi \times R_{3} \times C_{2}} \tag{20}
\end{align*}
$$



Figure 8 - Bode plot of Type II compensator


Figure 9 - Type II compensator with transconductance amplifier

For this type of compensator, $\mathrm{F}_{\mathrm{O}}$ has to satisfy $\mathrm{F}_{\mathrm{LC}}<\mathrm{F}_{\mathrm{ESR}} \ll \mathrm{F}_{\mathrm{O}}<=1 / 10 \sim 1 / 5 \mathrm{~F}_{\mathrm{s}}$.

The following is parameters for type II compensator design. Input voltage is 12 V , output voltage is 3.3 V , output inductor is 1.5 uH , output capacitors are two 680 uF with $41 \mathrm{~m} \Omega$ electrolytic capacitors.
1.Calculate the location of LC double pole $F_{\text {LC }}$ and ESR zero $\mathrm{F}_{\mathrm{ESR}}$.

$$
\begin{aligned}
\mathrm{F}_{\text {LC }} & =\frac{1}{2 \times \pi \times \sqrt{\text { Lout } \times \mathrm{C}_{\text {out }}}} \\
& =\frac{1}{2 \times \pi \times \sqrt{1.5 \mathrm{uH} \times 1360 \mathrm{uF}}} \\
& =3.5 \mathrm{kHz}
\end{aligned}
$$

$$
\begin{aligned}
\mathrm{F}_{\text {ESR }} & =\frac{1}{2 \times \pi \times \mathrm{ESR} \times \mathrm{C}_{\text {OUT }}} \\
& =\frac{1}{2 \times \pi \times 20.5 \mathrm{~m} \Omega \times 1360 \mathrm{uF}} \\
& =5.7 \mathrm{kHz}
\end{aligned}
$$

2.Set $R_{2}$ equal to10.2k $\Omega$. Using equation 21 , the final selection of $R_{1}$ is $3.24 k \Omega$.
3. Set crossover frequency at $1 / 10 \sim 1 / 5$ of the swithing frequency, here $\mathrm{Fo}=30 \mathrm{kHz}$.
4.Calculate $R_{3}$ value by the following equation.

$$
\begin{aligned}
R_{3}= & \frac{V_{\text {osc }}}{V_{\text {in }}} \times \frac{2 \times \pi \times F_{0} \times L}{R_{\text {ESR }}} \times \frac{1}{g_{m}} \times \frac{R_{1}+R_{2}}{R_{1}} \\
= & \frac{1.5 \mathrm{~V}}{12} \times \frac{2 \times \pi \times 30 \mathrm{kHz} \times 1.5 \mathrm{uH}}{20.5 \Omega} \times \frac{1}{2 \mathrm{~mA} / \mathrm{V}} \\
& \times \frac{10.2 \mathrm{k} \Omega+3.24 \mathrm{k} \Omega}{3.24 \mathrm{k} \Omega} \\
= & 3.55 \mathrm{k} \Omega
\end{aligned}
$$

Choose $\mathrm{R}_{3}=3.57 \mathrm{k} \Omega$.
5. Calculate $C_{1}$ by setting compensator zero $F_{z}$ at $75 \%$ of the LC double pole.

$$
\begin{aligned}
\mathrm{C}_{1} & =\frac{1}{2 \times \pi \times \mathrm{R}_{3} \times \mathrm{F}_{\mathrm{z}}} \\
& =\frac{1}{2 \times \pi \times 3.57 \mathrm{k} \Omega \times 0.75 \times 3.5 \mathrm{kHz}} \\
& =16.9 \mathrm{nF}
\end{aligned}
$$

Choose $\mathrm{C}_{1}=15 \mathrm{nF}$.
6. Calculate $\mathrm{C}_{2}$ by setting compensator pole $\mathrm{F}_{\mathrm{p}}$ at half the swithing frequency.

$$
\begin{aligned}
\mathrm{C}_{2} & =\frac{1}{\pi \times \mathrm{R}_{3} \times \mathrm{F}_{\mathrm{s}}} \\
& =\frac{1}{\pi \times 3.57 \mathrm{k} \Omega \times 300 \mathrm{kHz}} \\
& =297 \mathrm{pF}
\end{aligned}
$$

Choose $\mathrm{C}_{1}=330 \mathrm{pF}$.

## Output Voltage Calculation

Output voltage is set by reference voltage and external voltage divider. The reference voltage is fixed at 0.8 V . The divider consists of two ratioed resistors so that the output voltage applied at the Fb pin is 0.8 V when the output voltage is at the desired value. The following equation and picture show the relationship between $\mathrm{V}_{\text {OUT }}, \mathrm{V}_{\text {REF }}$ and voltage divider.


Figure 10 - Voltage divider

$$
\begin{equation*}
R_{1}=\frac{R_{2} \times V_{\text {REF }}}{V_{\text {OUT }}-V_{\text {REF }}} \tag{21}
\end{equation*}
$$

where $\mathrm{R}_{2}$ is part of the compensator, and the value of $R_{i}$ value can be set by voltage divider.

See compensator design for $R_{1}$ and $R_{2}$ selection.

## Input Capacitor Selection

Input capacitors are usually a mix of high frequency ceramic capacitors and bulk capacitors. Ceramic capacitors bypass the high frequency noise, and bulk capacitors supply current to the MOSFETs. Usually 1uF ceramic capacitor is chosen to decouple the high frequency noise. The bulk input capacitors are decided by voltage rating and RMS current rating. The RMS current in the input capacitors can be calculated as:

$$
\begin{align*}
& I_{\text {RMS }}=I_{\text {OUT }} \times \sqrt{D} \times \sqrt{1-D} \\
& D=\frac{V_{\text {OUT }}}{V_{I N}} \tag{22}
\end{align*}
$$

$\mathrm{V}_{\mathrm{I}}=12 \mathrm{~V}$, Vout=1.8V, but $=10 \mathrm{~A}$, using equation (19), the result of input RMS current is 3.6 A .

For higher efficiency, low ESR capacitors are recommended.

One Sanyo OS-CON 16SVP180M 16V 180uF $20 \mathrm{~m} \Omega$ with 3.64 A RMS rating are chosen as input bulk capacitors.

## Power MOSFETs Selection

The NX2305 requires two N-Channel power MOSFETs. The selection of MOSFETs is based on maximum drain source voltage, gate source voltage, maximum current rating, MOSFET on resistance and power dissipation. The main consideration is the power loss contribution of MOSFETs to the overall converter efficiency. In this design example, two IRFR3709Z are used. They have the following parameters: $\mathrm{V}_{\mathrm{DS}}=30 \mathrm{~V}, \mathrm{R}_{\mathrm{DSON}}$ $=6.5 \mathrm{~m} \Omega, \mathrm{Q}_{\text {GATE }}=17 \mathrm{nC}$.

There are two factors causing the MOSFET power loss:conduction loss, switching loss.

Conduction loss is simply defined as:

$$
\begin{align*}
& \mathrm{P}_{\text {HCON }}=\mathrm{I}_{\mathrm{OUT}}{ }^{2} \times \mathrm{D} \times \mathrm{R}_{\mathrm{DS}(\mathrm{ON})} \times K \\
& \mathrm{P}_{\text {LCON }}=\mathrm{I}_{\text {OUT }}^{2} \times(1-\mathrm{D}) \times \mathrm{R}_{\text {DS(ON })} \times \mathrm{K}  \tag{23}\\
& \mathrm{P}_{\text {TOTAL }}=\mathrm{P}_{\text {HCON }}+\mathrm{P}_{\text {LCON }}
\end{align*}
$$

where the Ros(on) will increases as MOSFET junction temperature increases, K is $\mathrm{Bos}(\mathrm{ON})$ temperature dependency. As a result, Ros(on) should be selected for the worst case, in which K approximately equals to 1.4 at $125^{\circ} \mathrm{C}$ according to IRFR3709Z datasheet. Conduction loss should not exceed package rating or overall system thermal budget.

Switching loss is mainly caused by crossover conduction at the switching transition. The total switching loss can be approximated.

$$
\begin{equation*}
P_{\text {Sw }}=\frac{1}{2} \times V_{\text {IN }} \rtimes_{\text {OUT }} \times T_{\text {SW }} \times F_{S} \tag{24}
\end{equation*}
$$

where but is output current, Tsw is the sum of $T_{R}$ and $T_{F}$ which can be found in mosfet datasheet, and $F_{s}$ is switching frequency. Switching loss P sw is frequency dependent.

Also MOSFET gate driver loss should be considered when choosing the proper power MOSFET. MOSFET gate driver loss is the loss generated by discharging the gate capacitor and is dissipated in driver circuits.It is proportional to frequency and is defined as:

$$
\begin{equation*}
P_{\text {gate }}=\left(Q_{\text {HGATE }} \times V_{\text {HGS }}+Q_{\text {LGATE }} \times V_{\text {LGS }}\right) \times F_{S} \tag{25}
\end{equation*}
$$

where Qigate is the high side MOSFETs gate charge, Qlgate is the low side MOSFETs gate charge, V has is the high side gate source voltage, and $\mathrm{V}_{\text {LGs }}$ is the low side gate source voltage.

This power dissipation should not exceed maximum power dissipation of the driver device.

## Soft Start and Enable

NX2305 has digital soft start for switching controller and has one enable pin for this start up. When the Power Ready (POR) signal is high and the voltage at enable pin is above $\mathrm{V}_{\text {ЕNTH, }}$, the internal digital counter starts to operate and the voltage at positive input of Error amplifier starts to increase, the feedback network will force the output voltage follows the reference and starts the output slowly. After 2048 cycles, the soft start is complete and the output voltage is regulated to the desired voltage decided by the feedback resistor divider.


Figure 11 - Enable and Shut down the NX2305 with Enable pin.

The start up of NX2305 can be programmed through resistor divider at Enable pin. For example, if the input bus voltage is 12 V and we want NX2305 starts when Vbus is above 8 V . We can select

$$
\mathrm{R}_{1}=\frac{\left(8 \mathrm{~V}-\mathrm{V}_{\text {ENTHH }}\right) \times \mathrm{R}_{2}}{\mathrm{~V}_{\text {ENTHH }}}
$$

The NX2305 can be turned off by pulling down the Enable pin by extra signal MOSFET as shown in the above Figure. When Enable pin is below $\mathrm{V}_{\text {ENTHL, }}$, the digital soft start is reset to zero. In addition, all the high side and low side driver is off and no negative spike will be generated during the turn off.

## Over Current Protection

Over current protection for NX2305 is achieved by sensing current through the low side MOSFET. An internal current source of 40 uA flows through an external resistor connected from OCP pin to SW node sets the over current protection threshold. When synchronous FET is on, the voltage at node SW is given as

$$
V_{S W}=-I_{L} \times R_{\text {DSON }}
$$

The voltage at pin OCP is given as

$$
I_{\text {OCP }} \times R_{\text {OCP }}+V_{\text {Sw }}
$$

When the voltage is below zero, the over current occurss as shown in figure 10.


Figure 12- Over current protection

The over current limit can be set by the following equation
$I_{\text {SET }}=I_{\text {OCP }} \times R_{\text {OCP }} / R_{\text {DSON }}$
If the MOSFET $R_{\text {DSon }}=9 \mathrm{~m} \Omega$, and the current limit is set at 15 A , then

$$
\mathrm{R}_{\mathrm{OCP}}=\frac{\mathrm{I}_{\mathrm{SET}} \times \mathrm{R}_{\text {DSON }}}{\mathrm{I}_{\text {OCP }}}=\frac{15 \mathrm{~A} \times 9 \mathrm{~m} \Omega}{40 \mathrm{uA}}=3.375 \mathrm{k} \Omega
$$

Choose $\mathrm{R}_{\text {oCp }}=4 \mathrm{k} \Omega$

## LDO Selection Guide

NX2305 offers a LDO controller. The selection of MOSFET to meet LDO is more straight forward. The selection is that the Rdson of MOSFET should meet the dropout requirement. For example.
$\mathrm{V}_{\text {LDoin }}=3.3 \mathrm{~V}$
$\mathrm{V}_{\text {LDoout }}=2.5 \mathrm{~V}$
$\mathrm{I}_{\text {Load }}=2 \mathrm{~A}$
The maximum Rdson of MOSFET should be

$$
\begin{aligned}
\mathrm{R}_{\text {RDSoN }} & =\left(\mathrm{V}_{\text {LDoIN }}-\mathrm{V}_{\text {LDoout }}\right) \times \mathrm{I}_{\text {LOAD }} \\
& =(3.3 \mathrm{~V}-2.5 \mathrm{~V}) / 2 \mathrm{~A}=0.4 \Omega
\end{aligned}
$$

Most of MOSFETs can meet the requirement. More important is that MOSFET has to be selected right package to handle the thermal capability. For LDO, maximum power dissipation is given as

$$
\begin{aligned}
P_{\text {Loss }} & =\left(\mathrm{V}_{\text {LDoIN }}-\mathrm{V}_{\text {LDoout }}\right) \times \mathrm{I}_{\text {LOAD }} \\
& =(3.3 \mathrm{~V}-2.5 \mathrm{~V}) \times 2 \mathrm{~A}=1.6 \mathrm{~W}
\end{aligned}
$$

Select IR MOSFET IRFR3706 with $9 \mathrm{~m} \Omega \mathrm{R}_{\text {Dson }}$ is sufficient.

## LDO Compensation

The diagram of LDO controller including VCC regulator is shown in above figure 11. For low frequency capacitor such as electrolytic, POSCAP, OSCON, etc, The compensation parameter can be calculated as follows.

$$
\mathrm{C}_{\mathrm{C}}=\frac{1}{2 \times \pi \times \mathrm{F}_{\mathrm{o}} \times \mathrm{R}_{\mathrm{t}}} \times \frac{\mathrm{g}_{\mathrm{m}} \times \mathrm{ESR}}{1+\mathrm{g}_{\mathrm{m}} \times \mathrm{ESR}}
$$

where $F_{0}$ is the desired loop gain.


Figure 13 - NX2305 LDO controller.

Typically, $F_{0}$ has to be higher than zero caused by ESR. $F_{\mathrm{O}}$ is typically around several tens kHz to a few hundred kHz . For this example, we select $\mathrm{Fo}=100 \mathrm{kHz}$. $g_{m}$ is the forward trans-conductance of MOSFET.

For IRFR3706, $\mathrm{g}_{\mathrm{m}}=53$.
Select $\mathrm{R}_{\mathrm{ft}}=5 \mathrm{kohm}$.
Output capacitor is Sanyo POSCAP 4TPE150MI with $150 \mathrm{uF}, \mathrm{ESR}=18 \mathrm{mohm}$.

$$
\mathrm{C}_{\mathrm{c}}=\frac{1}{2 \times \pi \times 100 \mathrm{kHz} \times 5 \mathrm{k} \Omega} \times \frac{53 \times 18 \mathrm{~m} \Omega}{1+53 \times 18 \mathrm{~m} \Omega}=155 \mathrm{pF}
$$

Choose $\mathrm{C}_{\mathrm{C}}=150 \mathrm{pF}$.
For electrolytic or POSCAP, $R_{C}$ is typically selected to be zero.
$\mathrm{R}_{\mathrm{t} 2}$ is determined by the desired output voltage

$$
\begin{aligned}
\mathrm{R}_{\mathrm{f} 2}= & =\mathrm{R}_{\mathrm{f} 1} \times \mathrm{V}_{\text {REF }} /\left(\mathrm{V}_{\text {LDoout }}-\mathrm{V}_{\text {REF }}\right) \\
& =5 \mathrm{k} \Omega \times 0.8 \mathrm{~V} /(1.6 \mathrm{~V}-0.8)=5 \mathrm{k} \Omega
\end{aligned}
$$

Choose $\mathrm{R}_{22}=5 \mathrm{k} \Omega$.

## Current Limit for LDO

Current limit of LDO is achieved by sensing the LDO feedback voltage. When LDO_FB pin is below 0.4 V , the IC goes into hiccup mode. The IC will turn off all the channel for 2048 cycles and start to restart system again.

## Layout Considerations

The layout is very important when designing high frequency switching converters. Layout will affect noise pickup and can cause a good design to perform with less than expected results.

Start to place the power components, make all the connection in the top layer with wide, copper filled areas. The inductor, output capacitor and the MOSFET should be close to each other as possible. This helps to reduce the EMI radiated by the power traces due to the high switching currents through them. Place input capacitor directly to the drain of the high-side MOSFET, to reduce the ESR replace the single input capacitor with two parallel units. The feedback part of the system should be kept away from the inductor and other noise sources, and be placed close to the IC. In multilayer PCB use one layer as power ground plane and have a control circuit ground (analog ground), to which all signals are referenced.

The goal is to localize the high current path to a separate loop that does not interfere with the more sensitive analog control function. These two grounds must be connected together on the PC board layout at a single point.


Figure 14 - Typical application of NX2305 with single power supply

