## 2A SOURCE/SINK LDO \& SYNCHRONOUS SWITCHING CONTROLLER

The NX2820 is a combination of synchronous Buck controller IC and 2A internal source/sink LDO regulator. It is designed for DDR memory application where typically synchronous controller provides either a 2.5 V Vddq for DDR1 type memory ( 1.8 V for DDRII) and the internal LDO supplies Vtt from the Vddq supply.
NX2820 features internal digital soft start, VCC undervoltage lock out, bus enable as well as over current limit by sensing low side MOSFET Rdson. The source and sink LDO is protected by thermal shutdown and current limit. The NX2820 is housed in 16 pin MLPQ Package which provides small yet good thermal capability ideal for computer or graphic card applications.

- FEATURES
- Internal 2A Souce and Sink LDO
- Internal current Limit and thermal shutdown for LDO
- Shut down LDO by pulling down Refin pin
- Bus voltage operation from 4 V to 25 V
- Loss-Less Current Limit via Rdson of Low side FET Internal Digital Soft Start Function
- Programmable start up voltage for BUS Supply using Enable pin
Shut Down PWM controller via EN pin
APPLICATIONS
- DDR I and II application
- Graphic Card on board converters
- Vddq and VTT Supply in mother board applications


Figure1-Typical application of 2820

| Device | Temperature | Package | Frequency |
| :---: | :---: | :---: | :---: |
| NX2820CMTR | 0 to $70^{\circ} \mathrm{C}$ | MLPQ-16L | 300 kHz |

## ABSOLUTE MAXIMUM RATINGS(NOTE1)

| Vcc to PGND \& BST to SW voltage | 0.3V to 16V |
| :---: | :---: |
| BST to PGND Voltage | -0.3V to 35V |
| SW to PGND | -2V to 35V |
| All other pins | -0.3V to 6.5V |
| Storage Temperature Range | $-65{ }^{\circ} \mathrm{C}$ to $150^{\circ} \mathrm{C}$ |
| Operating Junction Temperature Range | $-40^{\circ} \mathrm{C}$ to $125^{\circ} \mathrm{C}$ |
| ESD Susceptibility | 2kV |

## PACKAGE INFORMATION



## ELECTRICAL SPECIFICATIONS

Unless otherwise specified, these specifications apply over $\mathrm{Vcc}=12 \mathrm{~V}, \mathrm{~V}_{\mathrm{BST}}-\mathrm{V}_{\mathrm{SW}}=12 \mathrm{~V}$, $\mathrm{ENSW}=3 \mathrm{~V}$, and $\mathrm{T}_{\mathrm{A}}=0$ to $125^{\circ} \mathrm{C}$. Typical values refer to $\mathrm{T}_{\mathrm{A}}=25^{\circ} \mathrm{C}$.

| PARAMETER | SYM | Test Condition | Min | TYP | MAX | Units |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| PWM Controller Section |  |  |  |  |  |  |
| Reference Voltage <br> Ref Voltage | $V_{\text {REF }}$ |  |  | 0.8 |  | V |
| Ref Voltage line regulation |  |  |  | 0.2 |  | \% |
| Supply Voltage(Vcc) <br> $V_{C C}$ recommended Voltage | $\mathrm{V}_{\mathrm{cc}}$ |  | 4.5 |  | 5.5 | V |
| $\mathrm{V}_{\mathrm{CC}}$ Supply Current (Static) | $\mathrm{I}_{\text {CC }}$ (Static) | Outputs not switching |  | 5.5 |  | mA |
| $\overline{\mathrm{V}_{\mathrm{CC}} \text { Supply Current }}$ (Dynamic) | $I_{c c}$ (Dynamic) | Freq $=300 \mathrm{KHz}$, Cloadhdrv=2500PF |  | 14 |  | mA |
| Under Voltage Lockout $\mathrm{V}_{\mathrm{CC}}$-Threshold | $\mathrm{V}_{\text {cc_ }}$ UVLO | $V_{\text {CC }}$ Rising |  | 4 |  | V |
| $\mathrm{V}_{\text {CC }}$-Hysteresis | $\mathrm{V}_{\text {cc_ }} \mathrm{Hyst}$ | $\mathrm{V}_{\mathrm{Cc}}$ Falling |  | 0.2 |  | V |

NX2820

| PARAMETER | SYM | Test Condition | Min | TYP | MAX | Units |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| Oscillator (Rt) |  |  |  |  |  |  |
| Frequency | $\mathrm{F}_{\mathrm{S}}$ |  |  | 300 |  | KHz |
| Ramp-Amplitude Voltage | $\mathrm{V}_{\text {RAMP }}$ |  |  | 1 |  | V |
| Max Duty Cycle |  | F=300Khz |  | 95 |  | \% |
| Min duty Cycle |  |  |  |  | 0 | \% |
| Min ON time |  | NOTE2 |  | 70 |  | nS |
| Error Amplifiers |  |  |  |  |  |  |
| Open Loop Gain |  | NOTE2 |  | 65 |  | dB |
| Input Bias Current | Ib |  |  | 0.28 |  | UA |
| EN \& SS |  |  |  |  |  |  |
| Soft Start time | Tss | $\mathrm{Fs}=300 \mathrm{KHz}$ |  | 6.8 |  | mS |
| Enable HI Threshold |  |  |  | 1.2 |  | V |
| Enable Hysterises |  |  |  | 120 |  | mV |
| High Side Driver, Hdrv, BST,       <br> SW (CL=3300pF) <br> Output Impedance, Sourcing <br> Current $\mathrm{R}_{\text {source }}(H d r v)$      |  |  |  |  |  |  |
| Output Impedance, Sinking Current | $\mathrm{R}_{\text {sink }}(\mathrm{Hdrv}$ ) | Vвst-Vsw=4.6V, I=200mA pulse |  | 0.8 |  | ohm |
| Rise Time | THdrv(Rise) | $\mathrm{V}_{\text {BST }} \mathrm{V}_{\text {sw }}=4.6 \mathrm{~V}$ |  | 20 |  | ns |
| Fall Time | THdrv(Fall) | $\mathrm{V}_{\text {BST }}-\mathrm{V}_{\text {SW }}=4.6 \mathrm{~V}$ |  | 20 |  | ns |
| Deadband Time | $\begin{gathered} \hline \text { Tdead(L to } \\ \mathrm{H}) \end{gathered}$ | Ldrv going Low to Hdrv going High, 10\% to $10 \%$ |  | 50 |  | ns |
| Low Side Driver, Ldrv, Output Impedance, Sourcing Current | $\mathrm{R}_{\text {source }}$ (Ldrv) | $\mathrm{I}=200 \mathrm{~mA}$ pulse |  | 1.1 |  | ohm |
| Output Impedance , Sinking Current | $\mathrm{R}_{\text {source }}$ (Ldrv) | $\mathrm{l}=200 \mathrm{~mA}$ pulse |  | 0.5 |  | ohm |
| Rise Time | TLdrv(Rise) | 10\% to 90\% |  | 20 |  | ns |
| Fall Time | TLdrv(Fall) | 90\% to 10\% |  | 20 |  | ns |
| Deadband Time | Tdead(H to <br> L) | Hdrv going Low to Ldrv going High, $10 \%$ to $10 \%$ |  | 50 |  | ns |
| OCP Adjust |  |  |  |  |  |  |
| Blank time before activating |  | 8 Clock cycles of 300 Khz |  | 40 |  | US |
| Sounce and Sink LDO Section |  |  |  |  |  |  |
| Reference Buffer <br> Vref_out current driving capability |  | 1uF at Vref_out |  | 3 |  | mA |
| Output Voltage Output Offset Voltage | $V_{\text {os }}$ | $1 O U T=0 A$ | -20 | 0 | 20 | mV |
| Load Regulation |  | lı:From 0A to2A ll:From 0A to-2A | -20 | 0 | 20 | mV |


| PARAMETER | SYM | Test Condition | Min | TYP | MAX | Units |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| $\qquad$ | Vddq |  | 1.7 | 2.5/1.8 |  | V |
| Short Circuit Protection Current Limit | $I_{\text {LIMIT }}$ |  | 2.2 | 3.1 |  | A |
| Over Temperature Protection Thermal Shutdown Temperature | $\mathrm{T}_{\text {SD }}$ | $3.3 \mathrm{~V}<=\mathrm{V}_{\text {CNTL }}<=5 \mathrm{~V}$ |  | 150 |  | ${ }^{\circ} \mathrm{C}$ |
| Thermal Shutdown Temperature hysteresis |  | $3.3 \mathrm{~V}_{<=} \mathrm{V}_{\text {CNTL }}<=5 \mathrm{~V}$ |  | 35 |  | ${ }^{\circ} \mathrm{C}$ |
| Refin Shutdown Function Shutdown Threshold Trigger |  | Ouput=High | 0.6 |  | 0.2 | V |

NOTE1: Stresses above those listed in "ABSOLUTE MAXIMUM RATINGS", may cause permanent damage to the device. This is a stress only rating and operation of the device at these or any other conditions above those indicated in the operational sections of this specification is not implied.
NOTE2: This parameter is guaranteed by design but not tested in production(GBNT).

## PIN DESCRIPTIONS

| Pin\# | Pin Symbol | Pin Description |
| :---: | :---: | :---: |
| 1 | COMP | These pins are the outputs of error amplifiers and are used to compensate the respective voltage control feedback loops. |
| 2 | FB | This pin is the error amplifiers inverting input. These pins are connected via resistor dividers to the output of the switching regulators to set the output DC voltage. |
| 3 | AGND | Analog ground. |
| 4 | Vcc | IC's supply voltage. This pin biases the internal logic circuits. A high freq 1 uF ceramic capacitor is placed as close as possible to and connected to this pin and ground pin. The maximum rating of this pin is 16 V . |
| 5 | EN | A resistor divider is connected from the respective switcher BUS voltages to these pins that holds off the controllers soft start until this threshold is reached. An external low cost MOSFET can be connected to this pin for external enable control. |
| 6 | REF-OUT | Reference buffer output. It can driver up to 5mA load. |
| 7 | REF-IN | Source and Sink LDO reference input. A small ceramic capacitor is recommended to put this pin to ground. The LDO can be shut down by pulling this pin to be below 0.2 V . |
| 8 | VTT | Output of source and sink LDO. |
| 9 | VDDQ | Input supply for the intenral source and sink LDO. |
| 10 | PGND | Power ground pin for low side drivers. |
| 11 | LDRV | Low side gate driver outputs. |
| 12 | PVcc | Supply voltage for the low side fet drivers. A high frequency 1uF ceramic cap must be connected from this pin to the PGND pin as close as possible to the pins. |
| 13 | BST | This pin supplies voltage to high side FET driver. A high freq 0.1 uF ceramic capacitor is placed as close as possible to and connected to these pins and respected SW pins. |
| 14 | HDRV | High side gate driver outputs. |
| 15 | SW | These pin are connected to source of high side FETs and provide return path for the high side drivers. They are also used to hold the low side drivers low until this pin is brought low by the action of high side turning off. LDRVs can only go high if SW is below 1 V threshold. |
| 16 | OCP | This pin is connected to the drain of the external low side MOSFET and is the input of the over current protection(OCP) comparator. An internal current source of 100uA is flown to the external resistor which sets the OCP voltage across the Rdson of the low side MOSFET. |
| 17(PAD) | GNDVTT | VTT ground. |

## BLOCK DIAGRAM




Figure 2 - Demo board schematic

## Bill of Materials

| Item | Quantity | Reference | Part | Manufacture |
| :---: | :---: | :---: | :---: | :---: |
| 1 | 1 | C1 | 4SEPC560M | SANYO |
| 2 | 2 | C2,C11 | .1u |  |
| 3 | 6 | C3,C4,C5,C6, C7,C10 | 14 |  |
| 4 | 1 | C8 | 16SP100M | SANYO |
| 5 | 1 | C9 | 5.6u |  |
| 6 | 1 | C12 | 3.3 u |  |
| 7 | 1 | C13 | 2R5TPD680M6 | SANYO |
| 8 | 6 | R4,R14,C14,C15,C16,C17,C21 | OPEN |  |
| 9 | 1 | C18 | 2.2 n |  |
| 10 | 1 | C19 | 100p |  |
| 11 | 1 | C20 | 100u |  |
| 12 | 1 | D1 | D1N5819 |  |
| 13 | 2 | J1, J2 | SCOPE TP | Tektronics |
| 14 | 6 | J4, J5, J6, J7, J8, 99 | CON2 |  |
| 15 | 1 | L1 | DO3316P-102 | Coilcraft |
| 16 | 1 | L2 | DO5010P-222HC | Coilcraft |
| 17 | 2 | M1,M2 | IRF3706 | International Rectifier |
| 18 | 1 | Q1 | 2N7002 |  |
| 19 | 1 | R1 | 1.24k |  |
| 20 | 2 | R2,R11 | 6.8k |  |
| 21 | 1 | R3 | 10 |  |
| 22 | 3 | R5,R6 | 0 |  |
| 23 | 1 | R7 | 2k |  |
| 24 | 1 | R8 | 10k |  |
| 25 | 1 | R9 | 15.8k |  |
| 26 | 1 | R10 | 12.7k |  |
| 27 | 2 | R12,R13 | 1k |  |
| 28 | 1 | R15 | 1.87k |  |
| 29 | 1 | U1 | NX2820-TQFP48L | NEXSEM INC |

NX2820


Figure 3 - Vddq output voltage ripple @ 1.8V


Figure 5 - Vddq change during transient


Figure 7 - Hiccup current limit with short circuit


Figure 4 - Vin(CH3),VDddq(CH1),Vtt(CH2) @ softstart


Figure 6 - Vtt change during transient


Figure 8 - Hiccup current limit with overload

## APPLICATION INFORMATION

Symbol Used In Application Information:
Vin - Input voltage
Vout - Output voltage
lout - Output current
$\Delta V_{\text {RIPPLE }}$ - Output voltage ripple
Fs - Switching frequency
$\Delta$ liliple - Inductor current ripple

## Design Example

Power stage design requirements:
Vin=12V
Vout $=1.8 \mathrm{~V}$
lout $=9 \mathrm{~A}$
$\Delta V_{\text {RIPPLE }}<=20 \mathrm{mV}$
$\Delta V_{\text {TRAN }}<=100 \mathrm{mV}$ @ 9A step
Fs=300kHz

## Output Inductor Selection

The selection of inductor value is based on inductor ripple current, power rating, working frequency and efficiency. Larger inductor value normally means smaller ripple current. However if the inductance is chosen too large, it brings slow response and lower efficiency. Usually the ripple current ranges from 20\% to $40 \%$ of the output current. This is a design freedom which can be decided by design engineer according to various application requirements. The inductor value can be calculated by using the following equations:

$$
\begin{align*}
& \mathrm{L}_{\text {OUT }}=\frac{\mathrm{V}_{\text {IN }}-\mathrm{V}_{\text {OUT }}}{\mathrm{I}_{\text {RIPPLE }}} \times \frac{\mathrm{V}_{\text {OUT }}}{\mathrm{V}_{\text {IN }}} \times \frac{1}{\mathrm{~F}_{\mathrm{S}}}  \tag{1}\\
& \mathrm{I}_{\text {RIPPLE }}=\mathrm{k} \times \mathrm{I}_{\text {OUTPUT }}
\end{align*}
$$

where k is between 0.2 to 0.4 .
Select $k=0.3$, then

$$
\begin{aligned}
& \mathrm{L}_{\text {OUT }}=\frac{12 \mathrm{~V}-1.8 \mathrm{~V}}{0.3 \times 9 \mathrm{~A}} \times \frac{1.8 \mathrm{~V}}{12 \mathrm{~V}} \times \frac{1}{300 \mathrm{kHz}} \\
& \mathrm{~L}_{\text {OUT }}=1.9 \mathrm{uH}
\end{aligned}
$$

Choose Lout=2.2uH, then coilcraft inductor DO5010P-222HC is a good choice.

Current Ripple is calculated as

$$
\begin{align*}
\mathrm{I}_{\text {RIPPLE }} & =\frac{V_{\text {IN }}-V_{\text {OUT }}}{L_{\text {OUT }}} \times \frac{V_{\text {OUT }}}{V_{\text {IN }}} \times \frac{1}{F_{S}} \\
& =\frac{12 \mathrm{~V}-1.8 \mathrm{~V}}{2.2 \mathrm{~V}} \times \frac{1.8 \mathrm{~V}}{12 \mathrm{~V}} \times \frac{1}{300 \mathrm{kHz}}=2.3 \mathrm{~A} \tag{2}
\end{align*}
$$

## Output Capacitor Selection

Output capacitor is basically decided by the amount of the output voltage ripple allowed during steady state(DC) load condition as well as specification for the load transient. The optimum design may require a couple of iterations to satisfy both condition.

## Based on DC Load Condition

The amount of voltage ripple during the DC load condition is determined by equation(3).

$$
\begin{equation*}
\Delta \mathrm{V}_{\mathrm{RIPPLE}}=\mathrm{ESR} \times \Delta \mathrm{I}_{\mathrm{RIPPLE}}+\frac{\Delta \mathrm{I}_{\mathrm{RIPPLE}}}{8 \times \mathrm{F}_{\mathrm{S}} \times \mathrm{C}_{\mathrm{oUT}}} \tag{3}
\end{equation*}
$$

Where ESR is the output capacitors' equivalent series resistance, $\mathrm{C}_{\text {OUt }}$ is the value of output capacitors.

Typically when large value capacitors are selected such as Aluminum Electrolytic,POSCAP and OSCON types are used, the amount of the output voltage ripple is dominated by the first term in equation(3) and the second term can be neglected.

For this example, POSCAP are chosen as output capacitors, the ESR and inductor current typically determines the output voltage ripple.

$$
\begin{equation*}
\mathrm{ESR}_{\text {desire }}=\frac{\Delta \mathrm{V}_{\mathrm{RIPPLE}}}{\Delta \mathrm{I}_{\mathrm{RIPPLE}}}=\frac{20 \mathrm{mV}}{2.3 \mathrm{~A}}=8.6 \mathrm{~m} \Omega \tag{4}
\end{equation*}
$$

If low ESR is required, for most applications, multiple capacitors in parallel are better than a big capacitor. For example, for 20 mV output ripple, POSCAP 2R5TPD680M6 with $6 \mathrm{~m} \Omega$ are chosen.

$$
\begin{equation*}
\mathrm{N}=\frac{\mathrm{ESR}}{\mathrm{E} \times \Delta \mathrm{I}_{\mathrm{RIPPLE}}} \underset{\Delta \mathrm{~V}_{\mathrm{RIPPLE}}}{ } \tag{5}
\end{equation*}
$$

Number of Capacitor is calculated as
$N=\frac{6 m \Omega \times 2.3 A}{20 m V}$
$\mathrm{N}=0.7$
The number of capacitor has to be round up to a integer. Choose $\mathrm{N}=1$.

If ceramic capacitors are chosen as output capacitors, both terms in equation (3) need to be evaluated to determine the overall ripple. Usually when this type of capacitors are selected, the amount of capacitance per single unit is not sufficient to meet the transient specification, which results in parallel configuration of multiple capacitors.

For example, one 100uF, X5R ceramic capacitor with $2 \mathrm{~m} \Omega$ ESR is used. The amount of output ripple is

$$
\begin{aligned}
\Delta \mathrm{V}_{\text {RIPPLE }} & =2 \mathrm{~m} \Omega \times 2.3 \mathrm{~A}+\frac{2.3 \mathrm{~A}}{8 \times 300 \mathrm{kHz} \times 100 \mathrm{uF}} \\
& =4.6 \mathrm{mV}+9.6 \mathrm{mV}=13.2 \mathrm{mV}
\end{aligned}
$$

Although this meets DC ripple spec, however it needs to be studied for transient requirement.

## Based On Transient Requirement

Typically, the output voltage droop during transient is specified as
$\Delta \mathrm{V}_{\text {droop }}<\Delta \mathrm{V}_{\text {tran }} @$ step load $\Delta \mathrm{I}_{\text {step }}$
During the transient, the voltage droop during the transient is composed of two sections. One section is dependent on the ESR of capacitor, the other section is a function of the inductor, output capacitance as well as input, output voltage. For example, for the overshoot when load from high load to light load with a $\Delta \mathrm{I}_{\text {STEP }}$ transient load, if assuming the bandwidth of system is high enough, the overshoot can be estimated as the following equation.

$$
\begin{equation*}
\Delta \mathrm{V}_{\text {overshoot }}=\mathrm{ESR} \times \Delta \mathrm{I}_{\text {sep }}+\frac{\mathrm{V}_{\text {out }}}{2 \times \mathrm{L} \times \mathrm{C}_{\text {out }}} \times \tau^{2} \tag{6}
\end{equation*}
$$

where $\tau$ is the a function of capacitor,etc.

$$
\tau=\left\{\begin{array}{l}
0 \quad \text { if } \quad \mathrm{L} \leq \mathrm{L}_{\text {crit }}  \tag{7}\\
\frac{\mathrm{L} \times \Delta \mathrm{I}_{\text {sep }}}{\mathrm{V}_{\text {out }}}-\mathrm{ESR} \times \mathrm{C}_{\text {out }} \quad \text { if } \quad \mathrm{L} \geq \mathrm{L}_{\text {cirit }}
\end{array}\right.
$$

where

$$
\begin{equation*}
\mathrm{L}_{\text {ciit }}=\frac{\mathrm{ESR} \times \mathrm{C}_{\text {out }} \times \mathrm{V}_{\text {OUT }}}{\Delta \mathrm{I}_{\text {step }}}=\frac{\mathrm{ESR}_{\mathrm{E}} \times \mathrm{C}_{\mathrm{E}} \times \mathrm{V}_{\text {OUT }}}{\Delta \mathrm{I}_{\text {step }}} \tag{8}
\end{equation*}
$$

where $E S R_{E}$ and $C_{E}$ represents $E S R$ and capacitance of each capacitor if multiple capacitors are used in parallel.

The above equation shows that if the selected out-
put inductor is smaller than the critical inductance, the voltage droop or overshoot is only dependent on the ESR of output capacitor. For low frequency capacitor such as electrolytic capacitor, the product of ESR and capacitance is high and $\mathrm{L} \leq \mathrm{L}_{\text {crit }}$ is true. In that case, the transient spec is mostly like to dependent on the ESR of capacitor.

Most case, the output capacitor is multiple capacitor in parallel. The number of capacitor can be calculated by the following

$$
\begin{equation*}
\mathrm{N}=\frac{\mathrm{ESR}_{\mathrm{E}} \times \Delta \mathrm{I}_{\text {step }}}{\Delta \mathrm{V}_{\text {tran }}}+\frac{\mathrm{V}_{\text {OUT }}}{2 \times \mathrm{L} \times \mathrm{C}_{\mathrm{E}} \times \Delta \mathrm{V}_{\text {tran }}} \times \tau^{2} \tag{9}
\end{equation*}
$$

where

$$
\tau=\left\{\begin{array}{l}
0 \quad \text { if } \quad \mathrm{L} \leq \mathrm{L}_{\text {crit }} \\
\frac{\mathrm{L} \times \Delta \mathrm{I}_{\text {step }}}{\mathrm{V}_{\text {OUT }}}-\mathrm{ESR}_{\mathrm{E}} \times \mathrm{C}_{\mathrm{E}} \quad \text { if } \quad \mathrm{L} \geq \mathrm{L}_{\text {crit }}
\end{array}\right.
$$

For example, assume voltage droop during transient is 100 mV for 15 A load step.

If the POSCAP 2R5TPD680M6 (680uF, 6mohm ESR) is used, the crticial inductance is given as

$$
\begin{aligned}
& \mathrm{L}_{\text {citi }}=\frac{\mathrm{ESR}_{\mathrm{E}} \times \mathrm{C}_{\mathrm{E}} \times \mathrm{V}_{\text {OUT }}}{\Delta \mathrm{I}_{\text {step }}}= \\
& \frac{6 \mathrm{~m} \Omega \times 680 \mu \mathrm{~F} \times 1.8 \mathrm{~V}}{9 \mathrm{~A}}=0.82 \mu \mathrm{H}
\end{aligned}
$$

The selected inductor is 2.2 uH which is bigger than critical inductance. In that case, the output voltage transient not only dependent on the ESR, but also capacitance.
number of capacitor is

$$
\begin{aligned}
& \tau=\frac{\mathrm{L} \times \Delta \mathrm{I}_{\text {step }}}{\mathrm{V}_{\text {OUT }}}-\mathrm{ESR}_{\mathrm{E}} \times \mathrm{C}_{\mathrm{E}} \\
& =\frac{2.2 \mu \mathrm{H} \times 9 \mathrm{~A}}{1.8 \mathrm{~V}}-6 \mathrm{~m} \Omega \times 680 \mu \mathrm{~F}=6.92 \mathrm{us} \\
& \mathrm{~N}=\frac{\mathrm{ESR}_{\mathrm{E}} \times \Delta \mathrm{I}_{\text {step }}}{\Delta \mathrm{V}_{\text {tran }}}+\frac{\mathrm{V}_{\text {OUT }}}{2 \times \mathrm{L} \times \mathrm{C}_{\mathrm{E}} \times \Delta \mathrm{V}_{\text {tran }}} \times \tau^{2} \\
& =\frac{6 \mathrm{~m} \Omega \times 9 \mathrm{~A}}{100 \mathrm{mV}}+ \\
& \frac{1.8 \mathrm{~V}}{2 \times 2.2 \mu \mathrm{H} \times 680 \mu \mathrm{~F} \times 100 \mathrm{mV}} \times(6.92 \mathrm{us})^{2} \\
& =0.83
\end{aligned}
$$

The number of capacitors has to satisfied both ripple and transient requirement. Overall, we can choose $\mathrm{N}=1$.

It should be considered that the proposed equation is based on ideal case, in reality, the droop or overshoot is typically more than the calculation. The equation is gives a good start. For more margin, more capacitors have to choose after the test. Typically, for high frequency capacitor such as high quality POSCAP especially ceramic capacitor, $20 \%$ up $100 \%$ (for ceramic) more capacitors have to chosen since the ESR of capacitors is so low that the PCB parasitics can affect the results tremendously. More capacitors have to be selected to compensate these parasitic parameters.

## Compensator Design

Due to the double pole generated by LC filter of the power stage, the power system has $180^{\circ}$ phase shift, and therefore, is unstable by itself. In order to achieve accurate output voltage and fast transient response, compensator is employed to provide highest possible bandwidth and enough phase margin.Ideally,the Bode plot of the closed loop system has crossover frequency between $1 / 10$ and $1 / 5$ of the switching frequency, phase margin greater than $50^{\circ}$ and the gain crossing 0 dB with $20 \mathrm{~dB} /$ decade. Power stage output capacitors usually decide the compensator type. If electrolytic capacitors are chosen as output capacitors, type II compensator can be used to compensate the system, because the zero caused by output capacitor ESR is lower than crossover frequency. Otherwise type III compensator should be chosen.

## A. Type III compensator design

For low ESR output capacitors, typically such as Sanyo OSCON and POSCAP, the frequency of ESR zero caused by output capacitors is higher than the crossover frequency. In this case, it is necessary to compensate the system with type III compensator. The following figures and equations show how to realize the type III compensator by voltage mode amplifier.

$$
\begin{align*}
& \mathrm{F}_{\mathrm{z} 1}=\frac{1}{2 \times \mathrm{p} \times \mathrm{R}_{4} \times \mathrm{C}_{2}}  \tag{11}\\
& \mathrm{~F}_{\mathrm{z} 2}=\frac{1}{2 \times \mathrm{p} \times\left(\mathrm{R}_{2}+\mathrm{R}_{3}\right) \times \mathrm{C}_{3}}  \tag{12}\\
& \mathrm{~F}_{\mathrm{P} 1}=\frac{1}{2 \times \mathrm{p} \times \mathrm{R}_{3} \times \mathrm{C}_{3}}  \tag{13}\\
& \mathrm{~F}_{\mathrm{P} 2}=\frac{1}{2 \times \mathrm{p} \times \mathrm{R}_{4} \times \frac{\mathrm{C}_{1} \times \mathrm{C}_{2}}{\mathrm{C}_{1}+\mathrm{C}_{2}}} \tag{14}
\end{align*}
$$

where $\mathrm{F}_{\mathrm{z} 1}, \mathrm{~F}_{\mathrm{Z} 2}, \mathrm{~F}_{\mathrm{P} 1}$ and $\mathrm{F}_{\mathrm{P} 2}$ are poles and zeros in the compensator. Their locations are shown in figure 15.

The transfer function of type III compensator is given by:

$$
\begin{aligned}
& \frac{\mathrm{V}_{\mathrm{e}}}{\mathrm{~V}_{\text {OUT }}}=\frac{-\mathrm{Z}_{\mathrm{f}}}{\mathrm{Z}_{\text {in }}} \\
& \frac{V_{e}}{V_{\text {out }}}=\frac{1}{s R_{2} \times\left(\mathrm{C}_{2}+\mathrm{C}_{1}\right)} \times \frac{\left(1+\mathrm{sR}_{4} \times \mathrm{C}_{2}\right) \times\left[1+\mathrm{s}\left(\mathrm{R}_{2}+\mathrm{R}_{3}\right) \times \mathrm{C}_{3}\right]}{\left(1+\mathrm{sR}_{4} \times \frac{\mathrm{C}_{2} \times \mathrm{C}_{1}}{\mathrm{C}_{2}+\mathrm{C}_{1}}\right) \times\left(1+\mathrm{sR}_{3} \times \mathrm{C}_{3}\right)}
\end{aligned}
$$

$\mathrm{F}_{\mathrm{p} 2}=0.5^{*} \mathrm{~F}_{\mathrm{s}}$.
4. Set $\mathrm{R}_{4}$ equal to $10 \mathrm{k} \Omega$.
5. Calculate $\mathrm{C}_{1}$ and $\mathrm{C}_{2}$.

$$
\begin{aligned}
\mathrm{C}_{2} & =\frac{1}{2 \times \mathrm{p} \times \mathrm{F}_{21} \times \mathrm{R}_{4}} \\
& =\frac{1}{2 \times \mathrm{p} \times 0.75 \times 4.1 \mathrm{kHz} \times 10 \mathrm{k} \Omega} \\
& =5.2 \mathrm{nF}
\end{aligned}
$$

Choose $\mathrm{C}_{2}=5.6 \mathrm{nF}$.

$$
\begin{aligned}
\mathrm{C}_{1} & =\frac{1}{2 \times \mathrm{p} \times \mathrm{R}_{4} \times \mathrm{F}_{\mathrm{P} 2}} \\
& =\frac{1}{2 \times \mathrm{p} \times 10 \mathrm{k} \Omega \times 150 \mathrm{kHz}} \\
& =106 \mathrm{pF}
\end{aligned}
$$

Choose $\mathrm{C}_{1}=100 \mathrm{pF}$.
6. Calculate $\mathrm{C}_{3}$ with the crossover frequency $\mathrm{F}_{\mathrm{o}}=25 \mathrm{kHz}$.

$$
\begin{aligned}
\mathrm{C}_{3} & =\frac{2 \times \mathrm{p} \times \mathrm{V}_{\text {osc }} \times \mathrm{F}_{\mathrm{O}} \times \mathrm{L} \times \mathrm{C}}{\mathrm{~V}_{\text {iv }} \times \mathrm{R}_{4}} \\
& =\frac{2 \times \mathrm{p} \times 1 \mathrm{~V} \times 25 \mathrm{kHz} \times 2.2 \mathrm{uH} \times 680 \mathrm{uF}}{12 \mathrm{~V} \times 10 \mathrm{k} \Omega} \\
& =1.9 \mathrm{nF}
\end{aligned}
$$

Choose $\mathrm{C}_{3}=2.2 \mathrm{nF}$.
7. Calculate $R_{2,} R_{3}$.

$$
\begin{aligned}
\mathrm{R}_{3} & =\frac{1}{2 \times \mathrm{p} \times \mathrm{F}_{\mathrm{p} 1} \times \mathrm{C}_{3}} \\
& =\frac{1}{2 \times \mathrm{p} \times 39 \mathrm{kHz} \times 2.2 \mathrm{nF}} \\
& =1.85 \mathrm{k} \Omega
\end{aligned}
$$

Choose $\mathrm{R}_{3}=1.87 \mathrm{k} \Omega$.

$$
\begin{aligned}
\mathrm{R}_{2} & =\frac{1}{2 \times \mathrm{p} \times \mathrm{F}_{\mathrm{z2}} \times \mathrm{C}_{3}}-\mathrm{R}_{3} \\
& =\frac{1}{2 \times \mathrm{p} \times 4.1 \mathrm{kHz} \times 2.2 \mathrm{nF}}-1.87 \mathrm{k} \Omega \\
& =15.7 \mathrm{k} \Omega
\end{aligned}
$$

Choose $\mathrm{R}_{3}=15.8 \mathrm{k} \Omega$.
8. Calculate $R_{1}$.

$$
\mathrm{R}_{1}=\frac{\mathrm{R}_{2} \times \mathrm{V}_{\text {REF }}}{\mathrm{V}_{\text {OUT }}-\mathrm{V}_{\text {REF }}}=\frac{15.8 \mathrm{k} \Omega \times 0.8 \mathrm{~V}}{1.8 \mathrm{~V}-0.8 \mathrm{~V}}=12.6 \mathrm{k} \Omega
$$

Choose $\mathrm{R}_{3}=12.7 \mathrm{k} \Omega$.

## B. Type II compensator design

If the electrolytic capacitors are chosen as power stage output capacitors, usually the Type II compensator can be used to compensate the system.

$$
\begin{align*}
& \text { Gain }=\frac{R_{3}}{R_{2}}  \tag{15}\\
& F_{z}=\frac{1}{2 \times p \times R_{3} \times C_{1}}  \tag{16}\\
& F_{p}=\frac{1}{2 \times p \times R_{3} \times C_{2}} \tag{17}
\end{align*}
$$




Figure 10 - Type II compensator and its bode plot
Type II compensator can be realized by simple RC circuit as shown in figure 16. $\mathrm{R}_{3}$ and $\mathrm{C}_{1}$ introduce a zero
to cancel the double pole effect. $\mathrm{C}_{2}$ introduces a pole to suppress the switching noise. The following equations show the compensator pole zero location and constant gain.

For type II compensator, $\mathrm{F}_{\mathrm{O}}$ has to satisfy
$\mathrm{F}_{\mathrm{LC}}<\mathrm{F}_{\mathrm{ESR}} \ll \mathrm{F}_{\mathrm{o}}<=1 / 10 \sim 1 / 5 \mathrm{~F}_{\mathrm{s}}$.
The following parameters are used as an example for type II compensator design, three 1500uF with 19 mohm Sanyo electrolytic CAP 6MV1500WGL are used as output capacitors. Coilcraft DO5010P-152HC 1.5 uH is used as output inductor. The other power stage information is that:
$\mathrm{V}_{\text {IN }}=12 \mathrm{~V}$, Vout $=1.8 \mathrm{~V}$, lout $=15 \mathrm{~A}, \mathrm{Fs}_{\mathrm{s}}=300 \mathrm{kHz}$.
1.Calculate the location of LC double pole $\mathrm{F}_{\mathrm{LC}}$ and ESR zero $F_{\text {ESR }}$.

$$
\begin{aligned}
\mathrm{F}_{\text {LC }} & =\frac{1}{2 \times \mathrm{p} \times \sqrt{\mathrm{L}_{\text {out }} \times \mathrm{C}_{\text {out }}}} \\
& =\frac{1}{2 \times \mathrm{p} \times \sqrt{1.5 \mathrm{uH} \times 4500 \mathrm{uF}}} \\
& =1.94 \mathrm{kHz}
\end{aligned}
$$

$$
\begin{aligned}
\mathrm{F}_{\text {ESR }} & =\frac{1}{2 \times \mathrm{p} \times \mathrm{ESR} \times \mathrm{C}_{\text {OUT }}} \\
& =\frac{1}{2 \times \mathrm{p} \times 6.33 \mathrm{~m} \Omega \times 4500 \mathrm{uF}} \\
& =5.6 \mathrm{kHz}
\end{aligned}
$$

2. Set crossover frequency $\mathrm{Fo}=20 \mathrm{kHz>>} \mathrm{~F}_{\mathrm{ESR}}$.
3. Set $R_{2}$ equal to $10 k \Omega$. Based on output voltage, using equation 18 , the final selection of $R_{1}$ is $20 \mathrm{k} \Omega$.
4.Calculate $R_{3}$ value by the following equation.

$$
\begin{aligned}
R_{3} & =\frac{V_{\text {OSC }}}{V_{\text {in }}} \times \frac{2 \times p \times F_{0} \times L}{R_{\text {ESR }}} \times R_{2} \\
& =\frac{1 \mathrm{~V}}{12 \mathrm{~V}} \times \frac{2 \times \mathrm{p} \times 20 \mathrm{kHz} \times 1.5 \mathrm{uH}}{6.33 \mathrm{~m} \Omega} \times 10 \mathrm{k} \Omega \\
& =24.8 \mathrm{k} \Omega
\end{aligned}
$$

Choose $\mathrm{R}_{3}=24.8 \mathrm{k} \Omega$.
5. Calculate $C_{1}$ by setting compensator zero $F_{Z}$ at $75 \%$ of the LC double pole.

$$
\begin{aligned}
\mathrm{C}_{1} & =\frac{1}{2 \times \mathrm{p} \times \mathrm{R}_{3} \times \mathrm{F}_{\mathrm{z}}} \\
& =\frac{1}{2 \times \mathrm{p} \times 24.8 \mathrm{k} \Omega \times 0.75 \times 1.94 \mathrm{kHz}} \\
& =4.4 \mathrm{nF}
\end{aligned}
$$

Choose $\mathrm{C}_{1}=4.7 \mathrm{nF}$.
6. Calculate $\mathrm{C}_{2}$ by setting compensator pole $\mathrm{F}_{\mathrm{p}}$ at half the swithing frequency.

$$
\begin{aligned}
C_{2} & =\frac{1}{p \times R_{3} \times F_{s}} \\
& =\frac{1}{\mathrm{p} \times 24.8 \mathrm{k} \Omega \times 300 \mathrm{kHz}} \\
& =64 \mathrm{pF}
\end{aligned}
$$

Choose $\mathrm{C}_{2}=68 \mathrm{pF}$

## Output Voltage Calculation

Output voltage is set by reference voltage and external voltage divider. The reference voltage is fixed at 0.8 V . The divider consists of two ratioed resistors so that the output voltage applied at the Fb pin is 0.8 V when the output voltage is at the desired value. The following equation and picture show the relationship between $\mathrm{V}_{\text {OUT }}, \mathrm{V}_{\text {REF }}$ and voltage divider.

$$
\begin{equation*}
R_{1}=\frac{R_{2} \times V_{\text {REF }}}{V_{\text {OUT }}-V_{\text {REF }}} \tag{18}
\end{equation*}
$$

where $\mathrm{R}_{2}$ is part of the compensator, and the value of $R_{1}$ value can be set by voltage divider.

Choose $\mathrm{R}_{2}=10 \mathrm{kO}$, to set the output voltage at 1.8 V , the result of $\mathrm{R}_{1}$ is $8 \mathrm{k} \Omega$.


Voltage divider
Figure 11 Voltage divider
In general, the minimum output load impedance including the resistor divider should be less than $5 \mathrm{k} \Omega$ to prevent overcharge the output voltage by leakage current (e.g. Error Amplifier feedback pin bias current). A minimum load for $5 \mathrm{k} \Omega$ less ( $<1 / 16 \mathrm{w}$ for most of application) is recommended to put at the output. For example,
in this application,
Vout=1.6V
The power loss is $1 / 16 \mathrm{~W}$ less
$R_{\text {LOAD }}=1.6 \mathrm{~V} \times 1.6 \mathrm{~V} /(1 / 16 \mathrm{~W})=40 \Omega$
Select minimum load is $1 \mathrm{k} \Omega$ should be good enough.

## Input Capacitor Selection

Input capacitors are usually a mix of high frequency ceramic capacitors and bulk capacitors. Ceramic capacitors bypass the high frequency noise, and bulk capacitors supply current to the MOSFETs. Usually 1uF ceramic capacitor is chosen to decouple the high frequency noise. The bulk input capacitors are decided by voltage rating and RMS current rating. The RMS current in the input capacitors can be calculated as:

$$
\begin{align*}
& \mathrm{I}_{\mathrm{RMS}}=\mathrm{I}_{\mathrm{OUT}} \times \sqrt{\mathrm{D}} \times \sqrt{1-\mathrm{D}} \\
& \mathrm{D}=\frac{\mathrm{V}_{\mathrm{OUT}}}{\mathrm{~V}_{\mathrm{IN}}} \tag{19}
\end{align*}
$$

$\mathrm{V}_{\mathrm{IN}}=12 \mathrm{~V}$, Vout $=1.8 \mathrm{~V}$, lout $=9 \mathrm{~A}$, using equation (19), the result of input RMS current is 3.2 A .

For higher efficiency, low ESR capacitors are recommended.

One Sanyo OS-CON 16SVPA180M 16V 180uF $28 \mathrm{~m} \Omega$ with 3.43 A RMS rating are chosen as input bulk capacitors.

## Power MOSFETs Selection

The NX2601 requires two N-Channel power MOSFETs. The selection of MOSFETs is based on maximum drain source voltage, gate source voltage, maximum current rating, MOSFET on resistance and power dissipation. The main consideration is the power loss contribution of MOSFETs to the overall converter efficiency. In this design example, two IRFR3706 are used. They have the following parameters: $\mathrm{V}_{\mathrm{DS}}=30 \mathrm{~V}, b$ $=75 \mathrm{~A}, \mathrm{R}_{\text {DSON }}=9 \mathrm{~m} \Omega, \mathrm{Q}_{\text {GATE }}=23 \mathrm{nC}$.

There are three factors causing the MOSFET power loss:conduction loss, switching loss and gate driver loss.

Gate driver loss is the loss generated by discharging the gate capacitor and is dissipated in driver circuits.

It is proportional to frequency and is defined as:

$$
\begin{equation*}
P_{\text {gate }}=\left(Q_{\text {HGATE }} \times V_{\text {HGS }}+Q_{\text {LGATE }} \times V_{\text {LGS }}\right) \times F_{S} \tag{20}
\end{equation*}
$$

where Qrate is the high side MOSFETs gate charge, Qlgate is the low side MOSFETs gate charge, $\mathrm{V}_{\text {hG }}$ is the high side gate source voltage, and $\mathrm{V}_{\text {LGS }}$ is the low side gate source voltage.

According to equation (3), PGate $=0.07 \mathrm{~W}$. This power dissipation should not exceed maximum power dissipation of the driver device.

Conduction loss is simply defined as:

$$
\begin{align*}
& \mathrm{P}_{\text {HCON }}=\mathrm{I}_{\text {OUT }}{ }^{2} \times \mathrm{D} \times \mathrm{R}_{\text {DS(ON })} \times K \\
& \mathrm{P}_{\text {LCON }}=\mathrm{I}_{\text {OUT }} \times(1-\mathrm{D}) \times \mathrm{R}_{\text {DS(ON })} \times \mathrm{K}  \tag{21}\\
& \mathrm{P}_{\text {TOTAL }}=\mathrm{P}_{\text {HCON }}+\mathrm{P}_{\text {LCON }}
\end{align*}
$$

where the Ros(on) will increases as MOSFET junction temperature increases, K is Ros(on) temperature dependency. As a result, Ros(on) should be selected for the worst case, in which K equals to 1.4 at $125^{\circ} \mathrm{C}$ according to IRFR3706 datasheet. Using equation (4), the result of $\mathrm{P}_{\text {total }}$ is 0.54 W . Conduction loss should not exceed package rating or overall system thermal budget.

Switching loss is mainly caused by crossover conduction at the switching transition. The total switching loss can be approximated.

$$
\begin{equation*}
P_{\text {sw }}=\frac{1}{2} \times V_{\text {IN }} \rtimes_{\text {OUT }} \times T_{\text {sw }} \times F_{\text {s }} \tag{22}
\end{equation*}
$$

where lout is output current, Tsw is the sum of $T_{R}$ and $T_{F}$ which can be found in mosfet datasheet, and $F_{s}$ is switching frequency. The result of Psw is 1.5 W . Swithing loss Psw is frequency dependent.

## Soft Start and Enable

NX2820 has digital soft start for switching controller and has one enable pin for this start up. When the Power Ready (POR) signal is high and the voltage at enable pin is above 1.25 V , the internal digital counter starts to operate and the voltage at positive input of Error amplifier starts to increase, the feedback network will force the output voltage follows the reference and starts the output slowly. After 2048 cycles, the soft start is complete and the output voltage is regulated to the desired voltage decided by the feedback resistor divider.


Figure 12 Enable and Shut down the NX2820 with Enable pin.

The start up of NX2820 can be programmed through resistor divider at Enable pin. For example, if the input bus voltage is 12 V and we want NX2820 starts when Vbus is above 8 V . We can select

R2 $=1.24 \mathrm{k}$
$R_{1}=\frac{(8 \mathrm{~V}-1.25 \mathrm{~V}) \times \mathrm{R}_{2}}{1.25 \mathrm{~V}}=6.8 \mathrm{k} \Omega$
The NX2820 can be turned off by pulling down the Enable pin by extra signal MOSFET as shown in the above Figure. When Enable pin (ENSW) is below 1.15V, the digital soft start is reset to zero. In addition, all the high side and low side driver is off and no negative spike will be generated during the turn off.

## Over Current Limit Protection

Over current Limit for step down converter is achieved by sensing current through the low side MOSFET. For NX2820, the current through OCP pin is $\mathrm{l}_{\text {ocp }}=100 \mathrm{uA}$. When synchronous FET is on, the voltage at node SW is given as
$V_{S W}=-I_{L} \times R_{\text {DSON }}$
The voltage at pin OCP is given as
$\mathrm{I}_{\text {OCP }} \times \mathrm{R}_{\text {oCP }}+\mathrm{V}_{\text {Sw }}$
When the voltage is below zero, the over current occurs. The over current limit can be set by the following equation

$$
I_{\text {SET }}=I_{\text {RT }} \times R_{\text {OCP }} / R_{\text {DSON }}
$$

If the MOSFET $R_{\text {DSoN }}=9 \mathrm{~m} \Omega$, and the current limit is set at 15 A , then
$\mathrm{R}_{\text {OCP }}=\frac{\mathrm{I}_{\text {SET }} \times \mathrm{R}_{\text {DSON }}}{\mathrm{I}_{\text {RT }}}=\frac{15 \mathrm{~A} \times 9 \mathrm{~m} \Omega}{100 \mathrm{uA}}=1.35 \mathrm{k} \Omega$
Choose ROCP $=1.5 \mathrm{k} \Omega$

## Layout Considerations

The layout is very important when designing high frequency switching converters. Layout will affect noise pickup and can cause a good design to perform with less than expected results.

Start to place the power components, make all the connection in the top layer with wide, copper filled areas. The inductor, output capacitor and the MOSFET should be close to each other as possible. This helps to reduce the EMI radiated by the power traces due to the high switching currents through them. Place input capacitor directly to the drain of the high-side MOSFET, to reduce the ESR replace the single input capacitor with two parallel units. The feedback part of the system should be kept away from the inductor and other noise sources, and be placed close to the IC. In multilayer PCB use one layer as power ground plane and have a control circuit ground (analog ground), to which all signals are referenced.

The goal is to localize the high current path to a separate loop that does not interfere with the more sensitive analog control function. These two grounds must be connected together on the PC board layout at a single point.


