# design ideas 

## Fleapower flasher draws less than $50 \mu \mathrm{~A}$

## Gary Butterfield, IEC Electronics Technology Center, Newark, NY

Some applications require a circuit to indicate that a battery's voltage has fallen below Figure 1 a certain value. However, if you don't frequently check the indicator, the low-battery indicator itself can easily discharge the battery. The circuit in Figure 1 indicates when the battery voltage has dropped below a preset value. The circuit draws less than $50 \mu \mathrm{~A}$, regardless of whether the indicator flashes. $\mathrm{IC}_{1 \mathrm{~A}}$ operates as a simple comparator. $\mathrm{IC}_{2}$, a lowcurrent voltage reference, supplies the reference voltage to Pin 2 of comparator $\mathrm{IC}_{1 \mathrm{~A}}$. Resistor $\mathrm{R}_{1}$ provides an adjustable trip point. A potentiometer setting of $124 \mathrm{k} \Omega$ yields a trip point of approximately 10.3 V . When the power-supply voltage is above the trip point, $\mathrm{IC}_{1 \mathrm{~A}}$ 's Pin 1 is high, forward-biasing diode $\mathrm{D}_{1}$ and holding the flasher in the off state. $\mathrm{R}_{2}$ provides approximately 300 mV of hysteresis for the detector. $\mathrm{IC}_{1 \mathrm{~B}}$ provides the flashing of the LED. $\mathrm{C}_{1}$ charges through $\mathrm{R}_{3}$, and, when its voltage exceeds the voltage at $\mathrm{IC}_{1 \mathrm{~B}}$ 's Pin 5 , Pin 7 pulls low, discharging the capacitor through the LED. Resistors $R_{4}$ and $R_{5}$ provide a voltage reference, and resistor $\mathrm{R}_{6}$ provides hystere-
Fleapower flasher draws
less than $50 \mu$ A...................................... 75
PC-based configurable filter
uses no digital potentiometers .76
Frequency source feeds entire lab ............ 80
Circuit sequences supplies for FPGAs

Publish your Design Idea in EDN. See the What's Up section at www.edn.com.
$\qquad$


This fleapower flasher indicates a low-battery condition with a flashing LED.
sis of approximately one-third of the supply voltage.

The circuit's current consumption is $45 \mu \mathrm{~A}$ at 10 V , climbing to $48 \mu \mathrm{~A}$ at 12 V . The state of the flasher does not affect current consumption, because the LED receives its power via the capacitor. You have to make a number of trade-offs to achieve this low current consumption:

For example, discharging the capacitor through the LED allows the circuit to reuse the capacitor's charge, instead of dumping it to ground. It also eliminates the current spikes that occur when driving the LED from the supply rail. However, the charge on the capacitor limits the resulting LED brightness, so you should use high-efficiency LEDs when possible.

Another trade-off is that the LED affects the minimum operating voltage because of the forward voltage drop of the diode. In the prototype, a red LED works down to a lower operating voltage of 4.3 V . A yellow LED in the same circuit operates down to 6.4 V . Additionally, the high resistances on the board, most notably the resistors attached to $\mathrm{IC}_{1 B}$ 's Pin 5, require careful attention to board cleanliness. Small leakage currents can significantly affect circuit operation and current drain. You can reduce the values of these resistances to improve manufacturability at the expense of higher current consumption.

Is this the best Design Idea in this issue? Select at www.edn.com.

## PC-based configurable filter uses no digital potentiometers

Saurav Gupta and Tejinder Singh, New Delhi, India

MODERN INSTRUMENTATION requires digital control signals. These signals come from a central microprocessor or, in modern context, the popular parallel or serial PC ports. In recent times, digital potentiometers have eliminated the hassles from this interface for the analog section. Designers can replace the resistors of the analog design with digital potentiometers, thus providing the necessary digital control. However, digital potentiometers suffer more severely from temperature-sensitive performance drifts than their manual counterparts, and they exhibit finite wiper-resistance effects. The design in Figure 1 represents a multifunction, ana$\log$ biquadrature design for automated mixed instrumentation. You can configure the design for both Q factor and center frequency via a PC's parallel port. The circuit requires no DACs

Figure 2 or digital potentiometers. The circuit,


This user-friendly screen helps you configure the desired filter.

## Figure 1 <br> ure 1



You can use a PC-configurable filter design to select both $\mathbf{Q}$ and center frequency.

## ${ }^{\text {desegen ideas }}$

based on a two-integrator configuration, provides simultaneous highpass, lowpass, and bandpass outputs.

By running simple code on the PC, you can choose from more than 150 programmable combinations of Q factor and center frequency (Listing 1). You can thus build a filter of desired parameters on the fly. The design uses quad analog switches DG308 from Maxim (www.maxim-ic.com) together with octal latches for programmability. A micropower precision op amp, OPA4242, from Burr-Brown (www.ti.com) makes up the ana-

| TABLE | DATA | BITS FOR | Q SELECTION |  |
| :---: | :---: | :---: | :---: | :---: | :---: |
| D9 | D8 | D7 | D6 | Q |
| $(\mathbf{1 0 0 k})$ | $(47 k)$ | $(\mathbf{2 2 k})$ | $(\mathbf{( j 1 0 k})$ |  |
| 1 | 1 | 1 | 1 | 2.24 |
| 0 | 1 | 1 | 1 | 2.35 |
| 1 | 0 | 1 | 1 | 2.5 |
| 0 | 0 | 1 | 1 | 2.65 |
| 1 | 1 | 0 | 1 | 2.9 |
| 0 | 1 | 0 | 1 | 3.12 |
| 1 | 0 | 0 | 1 | 3.4 |
| 0 | 0 | 0 | 1 | 3.72 |
| 1 | 1 | 1 | 0 | 4.7 |
| 0 | 1 | 1 | 0 | 5.36 |
| 0 | 1 | 0 | 0 | 6 |
| 1 | 0 | 1 | 0 | 6.38 |
| 0 | 0 | 1 | 0 | 7.72 |
| 1 | 1 | 0 | 0 | 11.01 |
| 1 | 0 | 0 | 0 | 33.72 |

log-filter section. The software provides the data bits on ports pin 2 through 9, stored in the latch that controls the analog switches and, hence, selects the appropriate resistance combination to select the desired Q and $\mathrm{f}_{0}$ values. The center frequency and Q values are: $\mathrm{f}_{0}=\left[1 / \mathrm{C}_{1} \mathrm{C}_{2} \mathrm{R}_{\mathrm{P} 6} \mathrm{R}_{\mathrm{p} 7}\right]^{1 / 2}$ and $\mathrm{Q}=\left(1+\mathrm{R}_{\mathrm{P} 2} / \mathrm{R}_{1}\right) / 3$, where $\mathrm{R}_{\mathrm{p} 2}$, $\mathrm{R}_{\mathrm{P},}$, and $\mathrm{R}_{\mathrm{P} 7}$ are PC-programmable resistances.

Data nibbles from port pins D2 through D5 provide gangedswitch settings for $R_{P 6}$ and $R_{p 7}$, ensuring that they are always equal. Data nibbles correspon-

## LISTING 1-C PROGRAM FOR PC-CONFIGURABLE FILTER

```
Fincludeados,hr
Sincludecconio,to
#includerstdio.tos
linclude<process,h> % /* pata port Address %/
lypedef unsigoed char u0a;
/* Puntion Declarations */
void Chip propram(u0s); /* To set the analog switches */
val
vold prime(vodd):
/* initializes the varallel Port */
void main()
int fch,ctr,ach;
y0s pdat, rdit; frg;
imit();
dolrscr@;
```



```
orine(2: select *requency(1n mz/sec) \n*)!
lum,
orlineO!
printf(`your choice ;");
scanf("xd",\Deltafch)')
swltch(fch)
case }\frac{1}{2}\mathrm{ ; freq-1591 pdat-0w05; break:
case }\frac{1}{2
case 3 ; freq-1750.7; pdat-000C; break;
Case 4 : freco6366; pdatm0x02; break;
case ;: freg=7957; polat=0n0s; break;
case 9; freq-37000; pdat=0n05; break;
j
dot
clrscr(?;ilter with Reconfigurable Characteristics)n");
                                    Ccode,tat
```



```
gryineQ:
lol
```



```
printf(Nt(5) 2.90\t(13) 7.72\n");
printf(`t(6) 3.12,t(14) 11.01\\mp@subsup{n}{}{\prime\prime});
printf(%t(8) 3.42t(1)
ornines{:
printf('vour choic
)while(gche1 I| qch>15);
swlteh(ech)
case 1 : q\ty-2.24; tdat-0x50; break:
```

ding to pins D6 through D9 control the value of $\mathrm{R}_{\mathrm{p} 2}$; hence, you use them for Q -value selection. For the given resistance values, Table 1 shows the data bits for different values of Q (ranging from 2.24 to 33.72). Table 2 shows the data bits for various center frequencies ( 159 Hz to 38.70 kHz ). Figure 2 shows the software front-end screen to make the selection. The design uses an $8.11-\mathrm{kHz}$ filter with Q-factor 2.9 for demonstration and hardware validation. Listing 1 gives the necessary backend $C$ code. The switches employed have a finite on-resistance, $\mathrm{R}_{\mathrm{DS}}$, of approxi-

| TABLE 2-DATA BITS FOR CENTER- |  |  |  |  |
| :---: | :---: | :---: | :---: | :---: |
| FREQUENCY SELECTION |  |  |  |  |
| D5 | D4 | D3 | D2 | f0 (kHz) |
| 1 | 0 | 0 | 0 | 0.159 |
| 0 | 1 | 0 | 0 | 1.519 |
| 1 | 1 | 0 | 0 | 1.75 |
| 0 | 0 | 1 | 0 | 6.37 |
| 0 | 1 | 1 | 0 | 7.96 |
| 1 | 1 | 1 | 0 | 8.11 |
| 0 | 0 | 0 | 1 | 30.68 |
| 0 | 1 | 0 | 1 | 32.2 |
| 0 | 0 | 1 | 1 | 37 |
| 1 | 1 | 1 | 1 | 38.7 |

TABLE 2-DATA BITS FOR CENTERFREQUENCY SELECTION
mately $150 \Omega$, which the design takes into account. For higher precision, you can
use better switches having on-resistances of approximately $35 \Omega$. Note that more switches provide a wider range from which to select. You can choose the resistances to suit the application's bandwidth range. You can download the filter software from the Web version of this Design Idea at www.edn.com.

## Frequency source feeds entire lab

## Mitchell Lee, Linear Technology Corp, Milpitas, CA

PLumbing a laboratory with a standard frequency makes a lot of sense if the lab uses multiple frequency counters, spectrum analyzers, and other frequency-dependent test equipment. Rather than spending time keeping all of the instruments' oscillators in calibration or buying expensive, high-precision oscillators, you can use the circuit in Figure 1 to distribute a single calibrated frequency source to the external-reference input of each instrument. The circuit represents a simple, $10-\mathrm{MHz}$ source and distribution amplifier. The output comes not from the emitter or collector of the Colpitts-oscillator transistor, $\mathrm{Q}_{1}$, but rather from the current flowing in the $10-\mathrm{MHz}$ crystal. The common-base stage, $Q_{2}$, converts this current into a voltage and establishes the correct dc level for the output amplifier, $\mathrm{IC}_{1}$. This IC contains four gain-of-two buffers

Figure 1
double-terminated 50 or $75 \Omega$ loads.
As Figure 1 shows, the outputs use $75 \Omega$ impedance levels to take advantage of inexpensive F-type connector hardware and low-cost video coaxial cable. IC ${ }_{1}$ also provides good isolation between its outputs, so that changes in loading on one output do not affect the other outputs. The circuit delivers more than 6 dBm to each termination. If high accuracy and low drift are critical needs, you can substitute Hewlett-Packard's (www.
hp.com) HP10811A component oscillator for the Colpitts oscillator. Connect the HP10811A's output through a $510 \Omega$ resistor and a $10-\mathrm{nF}$ coupling capacitor, directly to the emitter of $Q_{2}$. If you need more than four outputs, you can duplicate the $\mathrm{IC}_{1}$ stage as many times as necessary.

Is this the best Design Idea in this issue? Select at www.edn.com.
with $110-\mathrm{MHz}, 3-\mathrm{dB}$ bandwidth and can drive A laboratorywide distribution system is an alternative to multiple frequency sources.


## Circuit sequences supplies for FPGAs

## David Daniels, Texas Instruments, Dallas, TX

System designers must consider the timing and voltage differences between core and I/O power supplies (in other words, power-supply sequencing) during power-up and power-down. The
possibility of a latch-up failure or excessive current draw exists when power-supply sequencing does not occur properly. The trigger for latch-up may occur if power supplies apply different potentials to the
core and the I/O interfaces. FPGAs and other components with different sequencing requirements further complicate the power-system design. To eliminate the sequencing problem, you should min-

Figure 1


This power-supply-sequencing circuit eliminates latch-up problems and reduces FPGA start-up transient currents.

Figure 2


When the I/O-supply voltage decays, the core voltage gracefully follows suit.

$\begin{array}{lll}17 & 50 & \text { oc } \\ 2 & 50 & \text { oc } \\ 3 & 50 & 0 c \\ 3 & 50 & 0 c\end{array}$ L 1 x. $5.98 v$
$50 \mathrm{kS} / \mathrm{m}$

As the I/0-supply voltage rises smoothly toward 3.3 V , the core voltage clamps cleanly at 1.8 V .
imize the voltage difference between the core and the I/O supplies during powerup and -down. The power supply in Figure 1 regulates the 3.3 V input voltage to the 1.8 V core voltage and tracks the 3.3 V I/O during power-up and -down to minimize the voltage differences between the supply rails.

The circuit in Figure 1 comprises IC 1 and $\mathrm{IC}_{2}$, a TPS2034 power switch and a TPS54680 step-down switching regulator, respectively. Component $\mathrm{IC}_{1}$ is a high-side power switch that generates a slow ramp that $\mathrm{IC}_{2}$ tracks during start-up. The ramp time of 6 msec minimizes the inrush currents to the bulk capacitors on the powerswitch and supply outputs. The slow ramp minimizes the transient-current draw of the FPGA. The power switch ensures that the I/O voltage is not applied to the load before $\mathrm{IC}_{2}$ has enough bias voltage to operate and generate the core voltage. Assuming that the input supply voltage is at 3.3 V on $\mathrm{J}_{1}$, floating the $\mathrm{J}_{2}$ connector en-
ables component $\mathrm{IC}_{1}$. The I/O supply voltage, $\mathrm{J}_{3}$, slowly rises until it reaches 3.3 V . As the I/O voltage rises, the core voltage supply, $\mathrm{J}_{4}$, rises accordingly until the voltage reaches 1.8V (Figure 2). The TPS54680 device incorporates an analog multiplexer on the TRACKIN pin to implement the tracking function.

During power-up and -down, when the voltage on the TRACKIN pin is lower than the internal reference of 0.891 V , the voltage on the TRACKIN pin connects to the noninverting node of the error amplifier. When the TRACKIN pin is below 0.891 V , the pin effectively functions as the switching regulator's reference. The resistor divider of $\mathrm{R}_{3}$ and $\mathrm{R}_{4}$ on the TRACKIN pin must equal the resistor divider of $\mathrm{R}_{1}$ and $\mathrm{R}_{2}$ in the feedback compensation to track with minimal voltage difference during power-up and -down. The TPS2034 has an on-resistance of $37 \mathrm{~m} \Omega$ and can supply as much as 2 A output current. The TPS54680 is a synchronous buck regula-
tor that contains two $30-\mathrm{m} \Omega$ MOSFETs. Because the TPS54680 can source and sink as much as 6A load current at efficiencies greater than $90 \%$, the output can track another power-supply rail during powerdown. When the IC ${ }_{1}$ device becomes disabled by shorting $\mathrm{J}_{2}$ to ground, the I/O supply voltage decays, and the core supply voltage follows once the I/O voltage falls below the core voltage (Figure 3). Typically, Schottky diodes connect to the output of a dual power supply to clamp the voltage difference between the core and the I/O supplies during power-down, but most applications do not require the diodes with the power-supply circuit in Figure 1. Using this power-supply design reduces component count and increases reliability by eliminating the potential for latch-up and reducing FPGA start-up transient currents.

[^0]
[^0]:    Is this the best Design Idea in this issue? Select at www.edn.com.

