

Revision B1 Errata

The errata listed below describe situations where DS26502 revision B1 components perform differently than expected or differently than described in the data sheet. Maxim Integrated Products, Inc., intends to correct these errata in subsequent die revisions.

This errata sheet only applies to DS26502 revision B1 components. Revision B1 components are branded on the topside of the package with a six-digit code in the form yywwB1, where yy and ww are two-digit numbers representing the year and work week of manufacture, respectively. To obtain an errata sheet on another DS26502 die revision, visit our website at www.maxim-ic.com/errata.

1) TS_8K_4 PIN JTAG FUNCTIONALITY DOES NOT WORK PROPERLY IN TRANSMIT 6312kHz HARDWARE MODE

Description:

When the part is configured for transmit 6312kHz hardware mode, the TS_8K_4 pin will always sample a logic 1 in JTAG mode. This pin is not used in the transmit 6312kHz operating mode.

Workaround:

None.

2) T1 AND E1 TRANSMIT WAVEFORMS MAY NOT BE CENTERED IN THEIR RESPECTIVE TEMPLATES AND MAY FAIL TEMPLATE COMPLIANCE IN CERTAIN LINE BUILD-OUTS

Description:

When the transmit path is configured in certain T1 or E1 line build-outs (LBOs), the transmit waveform may fail template compliance or the transmit waveform may not be centered in the corresponding template. To center the waveforms, several factory test registers should be set as shown below. The setting is also dependent on the use of the automatic gain controller (AGC) and the use of the impedance matching (IM) feature.

Workaround:

To center the transmit waveforms, set the factory test registers as shown. This work around is not available in hardware mode.

MODE	AGC	IM	ADDRESS	VALUE
T1 LBO1	On	On or Off	F1h	0Ah
T1 LBO2	On	On or Off	F1h	0Ah
T1 LBO3	On	On or Off	F1h	0Ah
T1 LBO4	On	On or Off	F1h	0Ah
E1 LBO0	On or Off	Off	F1h	20h
			F2h	08h
E1 LBO0	On or Off	On	F1h	20h
E1 LBO1	On	On or Off	F1h	20h
E1 LBO5	On	On or Off	F1h	20h

DS26502 REV B1 ERRATA

3) THE RECEIVE 6312kHz SENSITIVITY LEVEL MAY NOT MEET THE G.703 SPECIFICATION

Description:

When the receive path is configured for the 6312kHz operating mode, the receive sensitivity may not meet the -16dB requirement defined in the G.703 standard. The actual receive sensitivity may be closer to -14dB.

Workaround:

To ensure that the receive sensitivity meets the G.703 standard of -16dB when operating in 6312kHz mode, set the factory test register at address F4h = 60h. This work around is not available in hardware mode.

4) THE RECEIVE COMPOSITE CLOCK INTERFACE MAY NOT PROPERLY RECOVER A COMPOSITE CLOCK SIGNAL

Description:

When the Composite Clock Interface is used, the receiver may not be able to properly recover a Composite Clock Signal. In some applications, the recovered output clock may have glitches or other impairments and may not be a valid clock signal.

Workaround: None.