

DS26524 T1/E1/J1 Octal Transceiver

www.maxim-ic.com

REVISION A3 ERRATA

The errata listed below describe situations where DS26524 revision A3 components perform differently than expected or differently than described in the data sheet. Dallas Semiconductor intends to correct these errata in subsequent die revisions.

This errata sheet only applies to DS26524 revision A3 components. Revision A3 components are branded on the topside of the package with a six-digit code in the form yywwA3, where yy and ww are two-digit numbers representing the year and workweek of manufacture, respectively. To obtain an errata sheet on another DS26524 die revision, visit our website at <u>www.maxim-ic.com/errata</u>.

1. FAILURE TO DETECT J1 LFA (YELLOW ALARM) IN ESF MODE

Description:

The DS26524 does not identify the J1 LFA (also called Yellow or RAI) alarms correctly. In J1 ESF mode, the DS26524 will not report the LFA alarm when the Japanese JT-G704 LFA pattern of '11111111 1111111' is present in the facilities data link. The DS26524 will only respond to the normal G.704 LFA pattern of '11111111 00000000.'

Work Around:

To transmit the Japanese ESF LFA alarm, which is 0xFFFF in the FDL, the following can be done. Set the TFDL register to 0xFF and set the TFDLS bit to a 0. The TFDLS bit is located in the TCR2 register.

To receive the Japanese ESF LFA alarm, which is 0xFFFF, the software must monitor the RFDL register. The RFDL register is updated regularly and an update is indicated by the RFDLF status bit. The RFDLF status bit is located in the SR8 register. Since the Japanese ESF LFA alarm pattern is 2 bytes long, the RFDL register has to be read on two consecutive updates for a complete pattern. When 16 consecutive patterns of 0xFFFF appear in the FDL, the alarm is will be set. If 14 or fewer patterns of 0xFFFF out of 16 possible appear in the FDL, the alarm will be cleared.

2. PROGRAMMABLE CHANNEL BLANKING MAY LEAD TO DROPPED DATA UNDER CERTAIN IBO OPERATING MODES

Description:

When the part is programmed for channel blanking with channel 1 and channel 2 blanked at the same time data can be dropped if T1 rate data is being mapped onto an E1 rate backplane in byte-interleaved IBO mode.

Work Around: None.

3. ERROR COUNT REGISTERS COULD ROLL OVER AT 0xFFFFh IN MANUAL UPDATE MODE

Description:

The error count registers can roll over after the counters have saturated in manual update mode (ERCNT.MCUS = 0). This roll over will not occur when the error count registers are not set to be updated manually, they will saturate as stated in the data sheet.

Work Around:

Ensure that the manual error counter update bit is set (ERCNT.MECU = 1) before the registers are allowed to saturate.

4. WHEN PROCESSING A SLC-96 MESS5 MESSAGE, THE INFORMATION REPORTED MAY BECOME CORRUPT

Description:

When a SLC-96 MESS5 message is received and the first six bits of the message are '000111,' the information reported may become corrupt. A normal SLC-96 datastream format is

'000111000111cccccccccc010mmmaassss1.' If the "c" bits at the start of the message are '000111,' the SLC-96 message will not be reported correctly because the synchronizer will resync to those six bits. A MESS5 message starts with '000111' per BellCore TR-TSY-000008 and Telcordia GR-8.

Work Around:

None.

5. TRANSMIT TERMINATING IMPEDANCE MATCH, WHEN ENABLED, MAY RESULT IN TRANSMIT WAVEFORMS THAT FAIL OR ARE NOT CENTERED IN THEIR RESPECTIVE TEMPLATES

Description:

If enabled via the LIU Transmit Impedance and Pulse Shape Selection Register (LTITSR.6 = 0), the Transmit Terminating Impedance Match feature may result in transmit waveforms that are not centered in their respective templates or fail template completely.

Work Around:

The transmit waveforms can be modified by setting several registers in the part in order to better center the waveforms and remove any template violations. These registers are located at the addresses shown in the table below. Please contact the Telecom Support Group at <u>telecom.support@dalsemi.com</u> for detailed information regarding these errata and the appropriate values with which these registers should be programmed.

PORT #	TXLAA	TXLAB	TXLAC	TXLAD	TXLAE	LTITSR
LIU 1	1008	1009	100A	100B	100C	1001
LIU 2	1028	1029	102A	102B	102C	1021
LIU 3	1048	1049	104A	104B	104C	1041
LIU 4	1068	1069	106A	106B	106C	1061
LIU 5	1088	1089	108A	108B	108C	1081
LIU 6	10A8	10A9	10AA	10AB	10AC	10A1
LIU 7	10C8	10C9	10CA	10CB	10CC	10C1
LIU 8	10E8	10E9	10EA	10EB	10EC	10E1

Maxim/Dallas Semiconductor cannot assume responsibility for use of any circuitry other than circuitry entirely embodied in a Maxim/Dallas Semiconductor product. No circuit patent licenses are implied. Maxim/Dallas Semiconductor reserves the right to change the circuitry and specifications without notice at any time. Maxim Integrated Products, 120 San Gabriel Drive, Sunnyvale, CA 94086 408-737-7600 © 2006 Maxim Integrated Products • Printed USA

2 of 2