## DS2475

## DeepCover ECDSA Host Processor with 1-Wire Master

#### **General Description**

DeepCover<sup>®</sup> embedded security solutions cloak sensitive data under multiple layers of advanced physical security to provide the most secure key storage possible.

The DeepCover Elliptic Curve Digital Signature Algorithm (ECDSA) coprocessor with built-in 1-Wire<sup>®</sup> master (DS2475) enables the efficient implementation of public-key based authentication when combined with an ECDSA secure authenticator. Additionally, for operation with 1-Wire ECDSA authenticators, an I<sup>2</sup>C-to-1-Wire protocol conversion function relieves the system host processor from generating time-critical 1-Wire waveforms. The DS2475 interfaces directly to standard (100kHz max) or fast (400kHz max) I<sup>2</sup>C masters. When not in use, the DS2475 can be put in sleep mode where power consumption is minimal.

#### **Applications**


- Authentication of Accessories
- Peripheral Authentication
- Authentication of Consumables

#### **Benefits and Features**

- High-Speed ECDSA Engine for Public-Key Signature Verification
- Implements NIST FIPS 186-Based ECDSA Algorithm
- Integrated NIST FIPS 180 SHA-256 Engine for Efficient ECDSA Input Data Computation
- 1-Wire Line Driver Supporting Both Standard and Overdrive Communication Speeds
- Supports Power-Saving Sleep Mode (SLPZ Pin)
- ±8kV ESD Protection on IO to GND (JESD22-A114 HBM, typ)
- Operating Range: 3.3V ±10%, -40°C to +85°C
- 6-Pin SOT23 Package

Ordering Information appears at end of data sheet.

For related parts and recommended products to use with this part, refer to <u>www.maximintegrated.com/DS2475.related</u>.



DeepCover and 1-Wire are registered trademarks of Maxim Integrated Products, Inc.



### DS2475

## DeepCover ECDSA Host Processor with 1-Wire Master

#### **Absolute Maximum Ratings**

IO Voltage Range on Any Pin Relative to GND0.5V to +4.0V	Storage Temperature Range55°C to +125°C
Maximum Current Into Any Pin	Lead Temperature (soldering, 10s)+300°C
Operating Temperature Range40°C to +85°C	Soldering Temperature (reflow)+260°C
Junction Temperature+150°C	

Stresses beyond those listed under "Absolute Maximum Ratings" may cause permanent damage to the device. These are stress ratings only, and functional operation of the device at these or any other conditions beyond those indicated in the operational sections of the specifications is not implied. Exposure to absolute maximum rating conditions for extended periods may affect device reliability.

#### Package Thermal Characteristics (Note 1)

SOT23

Junction-to-Ambient Thermal Resistance  $(\theta_{JA}) \ldots 74.60^\circ C/W$ 

Junction-to-Case Thermal Resistance  $(\theta_{JC})$ .....6°C/W

Note 1: Package thermal resistances were obtained using the method described in JEDEC specification JESD51-7, using a four-layer board. For detailed information on package thermal considerations, refer to www.maximintegrated.com/thermal-tutorial.

#### **Electrical Characteristics**

(T<sub>A</sub> = -40°C to +85°C, unless otherwise noted) (Note 2)

PARAMETER	SYMBOL	CONDITIONS	MIN	ТҮР	MAX	UNITS
Supply Voltage	VCC		2.97	3.3	3.63	V
		(Note 4)		1.2	2	mA
Supply Current (Note 3)	ICC	Sleep mode (SLPZ = 0.0V), V <sub>CC</sub> = $3.63V$		50	150	nA
1-Wire Input High	VIH1		0.6 × V <sub>CC</sub>			V
1-Wire Input Low	VIL1				0.2 × V <sub>CC</sub>	V
1-Wire Weak Pullup Resistor	Dura	Low range	375	500	750	Ω
(Notes 5, 6)	RWPU	High range	750	1000	1350	12
1-Wire Output Low (Note 3)	VOL1	V <sub>CC</sub> = 2.97V, 8mA sink current			0.25	V
Active Pullup On Threshold	VIAPO	(Note 5)		0.95	1.2	V
		1-Wire time slot	See APU bit description			
Active Pullup On Time (Notes 5, 7)	t <sub>APU</sub>	1-Wire reset standard speed	2.13	2.5	2.88	μs
		1-Wire reset overdrive speed	0.43	0.5	0.58	
Active Pullup Impedance	RAPU	V <sub>CC</sub> = 2.97V, 4mA load (Note 5)			60	Ω
1-Wire Output Fall Time (Note 5)	4_	Standard	0.25		1	
	tF	Overdrive	0.05		0.2	μs
IO PIN: 1-Wire TIMING (Note 8)						
Reset Low Time	<sup>t</sup> RSTL	Standard and overdrive	-15%	See Table 6	+15%	μs
Reset High Time	<sup>t</sup> RSTH	Standard and overdrive		Equal to t <sub>RSTL</sub>		μs
Presence-Detect Sample Time	tMSP	Standard and overdrive	-15%	See Table 6	+15%	μs

## DS2475

## DeepCover ECDSA Host Processor with 1-Wire Master

### **Electrical Characteristics (continued)**

(T<sub>A</sub> = -40°C to +85°C, unless otherwise noted) (Note 2)

PARAMETER	SYMBOL	CONDITIONS	MIN	TYP	MAX	UNITS
	4 - 1	Standard	6.8	8	9.2	
Sampling for Short and Interrupt	tsi	Overdrive	1.2	2	2.3	μs
		Standard	6.4	8	9.6	
Write-1/Read Low Time	<sup>t</sup> W1L	Overdrive	-15%	See Table 6	+15%	μs
Dood Comple Time	4	Standard	10.2	12	13.8	
Read Sample Time	<sup>t</sup> MSR	Overdrive	1.28	1.5	1.73	μs
Write-0 Low Time	twol	Standard and overdrive	-15%	See Table 6	+15%	μs
Write-0 Recovery Time	<sup>t</sup> REC0	Standard and overdrive	-15%	See Table 6	+15%	μs
1-Wire Time Slot	<sup>t</sup> SLOT	Standard and overdrive	Equa	l to t <sub>W0L</sub> + t	REC0	μs
ECDSA ENGINE						
Computation Current	IECE					mA
Public Key Computation Time	<sup>t</sup> CPK	Refer to the full datasheet				ms
Signature Verification Time	tvs					ms
SLPZ PIN						
Low Level Input Voltage	VIL	(Note 5)	-0.5		0.3 × V <sub>CC</sub>	V
High Level Input Voltage	VIH	0.7 × V <sub>CC</sub>			V <sub>CC</sub> + 0.5V	V
Input Leakage Current	li	Pin at 3.63V (Note 5) 0		0.1	μA	
Wake-Up Time from Sleep Mode	tSWUP	(Note 10)	150		150	μs
I <sup>2</sup> C PINS (Note 11)		•				
Low Level Input Voltage	VIL		-0.5		0.3 × V <sub>CC</sub>	V
High Level Input Voltage	VIH		0.7 × VCC			V
Hysteresis of Schmitt Trigger Inputs	VHYS	(Note 5)	0.05 × VCC			V
Low Level Output Voltage at 3mA Sink Current (SDA Only)	V <sub>OL</sub>	(Note 3)			0.4	V
Output Fall Time from V <sub>IHMIN</sub> to V <sub>ILMAX</sub> with a Bus Capacitance from 10pF to 400pF	<sup>t</sup> OF	(Note 5)	60		250	ns
Pulse Width of Spikes that are Suppressed by the Input Filter	tSP	(Note 5)			30	ns
Input Current with an Input Voltage Between 0.1V <sub>CCMAX</sub> and 0.9V <sub>CCMAX</sub>	lį	(Notes 5, 12)	-10		10	μA

## DS2475

## DeepCover ECDSA Host Processor with 1-Wire Master

#### **Electrical Characteristics (continued)**

 $(T_A = -40^{\circ}C \text{ to } +85^{\circ}C, \text{ unless otherwise noted})$  (Note 2)

PARAMETER	SYMBOL	CONDITIONS	MIN	ТҮР	MAX	UNITS
Input Capacitance	Cl	(Note 5)			10	pF
SCL Clock Frequency	fSCL		0		400	kHz
Hold Time (Repeated) START Condition; After this Period, the First Clock Pulse is Generated	<sup>t</sup> HD:STA	(Note 5)	0.6			μs
Low Period of the SCL Clock	tLOW	(Note 5)	1.3			μs
High Period of the SCL Clock	thigh	(Note 5)	0.6			μs
Setup Time for a Repeated START Condition	<sup>t</sup> SU:STA	(Note 5)	0.6			μs
Data Hold Time	<sup>t</sup> HD:DAT	(Notes 5, 13, 14)			0.9	μs
Data Setup Time	<sup>t</sup> SU:DAT	(Notes 5, 15)	250			ns
Setup Time for STOP Condition	<sup>t</sup> SU:STO	(Note 5)	0.6			μs
Bus Free Time Between a STOP and START Condition	<sup>t</sup> BUF	(Note 5)	1.3			μs
Capacitive Load for Each Bus Line	CB	(Notes 5, 16)			400	pF

**Note 2:** Limits are 100% production tested at T<sub>A</sub> = +25°C and T<sub>A</sub> = +85°C. Limits over the operating temperature range and relevant supply voltage range are guaranteed by design and characterization. Typical values are at 25°C.

**Note 3:** Production tested at  $T_A = +85^{\circ}C$  only.

**Note 4:** Operating current with 1-Wire write byte sequence followed by continuous read of 1-Wire Master Status register at 400kHz in overdrive.

Note 5: Guaranteed by design and/or characterization only; not production tested.

**Note 6:** Active pullup or resistive pullup and range are configurable.

**Note 7:** The active pullup does not apply to the rising edge of a presence pulse outside of a 1-Wire Reset Pulse command or during the recovery after a short on the 1-Wire line.

Note 8: All 1-Wire timing specifications are derived from the same timing circuit (i.e., T-TIME OSC).

**Note 9:** Refer to the full datasheet.

Note 10: I<sup>2</sup>C communication should not take place for the max t<sub>OSCWUP</sub> or t<sub>SWUP</sub> time following a power-on reset or a wake-up from sleep mode.

Note 11: All I<sup>2</sup>C timing values are referred to  $V_{\text{IHMIN}}$  and  $V_{\text{ILMAX}}$  levels.

Note 12: I/O pins of the DS2475 do not obstruct the SDA and SCL lines if V<sub>CC</sub> is switched off.

Note 13: The DS2475 provides a hold time of at least 300ns for the SDA signal (referred to the V<sub>IHMIN</sub> of the SCL signal) to bridge the undefined region of the falling edge of SCL.

Note 14: The maximum t<sub>HD:DAT</sub> has only to be met if the device does not stretch the low period (t<sub>LOW</sub>) of the SCL signal. If the clock stretches the SCL, the data must be valid by the setup time before it releases the clock (I<sup>2</sup>C bus specification Rev. 03, 19 June 2007).


- Note 15: A fast-mode I<sup>2</sup>C bus device can be used in a standard-mode I<sup>2</sup>C bus system, but the requirement t<sub>SU:DAT</sub> ≥ 250ns must then be met. This is automatically the case if the device does not stretch the low period of the SCL signal. If such a device does stretch the low period of the SCL signal, it must output the next data bit to the SDA line t<sub>RMAX</sub> + t<sub>SU:DAT</sub> = 1000 + 250 = 1250ns (according to the standard-mode I<sup>2</sup>C bus specification) before the SCL line is released. Also, the acknowl-edge timing must meet this setup time (I<sup>2</sup>C bus specification Rev. 03, 19 June 2007).
- **Note 16:**  $C_B$  = total capacitance of one bus line in pF. The maximum bus capacitance allowable may vary from this value depending on the actual operating voltage and frequency of the application (I<sup>2</sup>C bus specification Rev. 03, 19 June 2007).

## DS2475


## DeepCover ECDSA Host Processor with 1-Wire Master

## **Typical Operating Characteristics**

 $(V_{GND} = 0V.)$ 



#### **Pin Configuration**



## **Pin Description**

PIN	NAME	FUNCTION		
1	SLPZ	Active-Low Control Input for Sleep Mode. Activates the low-power sleep mode and issues a device reset.		
2	SDA	<sup>2</sup> C Serial Data Input/Output. Must be connected to V <sub>CC</sub> through a pullup resistor.		
3	SCL	$^{2}$ C Serial Clock Input. Must be connected to V <sub>CC</sub> through a pullup resistor.		
4	GND	Ground Reference		
5	IO	I/O Driver for 1-Wire Line		
6	V <sub>CC</sub>	Power-Supply Input		

## DS2475

## DeepCover ECDSA Host Processor with 1-Wire Master

### **Ordering Information**

PART	TEMP RANGE	PIN-PACKAGE
DS2475R+U	-40°C to +85°C	6 SOT23
DS2475R+T	-40°C to +85°C	6 SOT23 (3k pcs)

+Denotes a lead(Pb)-free/RoHS-compliant package.

T = Tape and reel.

#### **Package Information**

For the latest package outline information and land patterns (footprints), go to <u>www.maximintegrated.com/packages</u>. Note that a "+", "#", or "-" in the package code indicates RoHS status only. Package drawings may show a different suffix character, but the drawing pertains to the package regardless of RoHS status.

PACKAGE	PACKAGE	OUTLINE	LAND
TYPE	CODE	NO.	PATTERN NO.
6 SOT23	U6SN+1	<u>21-0058</u>	<u>90-0175</u>