
General Description

The DS4550 is a 9-bit, nonvolatile (NV) I/O expander with 64 bytes of NV user memory controlled by either an I²C-compatible serial interface or JTAG port. The DS4550 offers a digitally programmable alternative to hardware jumpers and mechanical switches that are being used to control digital logic nodes. Each I/O pin is independently configurable. The outputs are open-drain with selectable pullups. Each output has the ability to sink up to 16mA, and since the device is NV, it powers up in the desired state allowing it to control digital logic inputs immediately on powerup without having to wait for the host CPU to initiate control.

Applications

- RAM-Based FPGA Bank Switching for Multiple Profiles
- Selecting Between Boot Flash
- Setting ASIC Configurations/Profiles
- Servers
- Network Storage
- Routers
- Telecom Equipment
- PC Peripherals

Pin Configuration



Benefits and Features


- Programmable Replacement for Mechanical Jumpers and Switches
- Nine NV Inputs/Outputs
- 64-Byte NV User Memory (EEPROM)
- I²C-Compatible Serial Interface and JTAG
- Up to 8 Devices can be Multidropped on the Same I2C Bus
- Open-Drain Outputs with Configurable Pullups
- Outputs Capable of Sinking 16mA
- Low Power Consumption
- Wide Operating Voltage Range: 2.7V to 5.5V
- Operating Temperature Range: -40°C to +85°C

Ordering Information

PART	TEMP RANGE	PIN-PACKAGE
DS4550E	-40°C to +85°C	20 TSSOP

Add "/T&R" for tape and reel orders.

Typical Operating Circuit





DS4550

I²C and JTAG Nonvolatile 9-Bit I/O Expander Plus Memory

Absolute Maximum Ratings

Voltage on V _{CC} , SDA, and SCL Pins	EEPROM Programming Temperature Range0°C to +70°C
Relative to Ground0.5V to +6.0V	Storage Temperature Range55°C to +125°C
Voltage on A0, A1, A2, TCK, TMS, TDI, and I/O_n [n = 0 to 8]	Soldering Temperature See IPC/JEDEC J-STD-020
Relative to Ground0.5V to V _{CC} + 0.5V,	Specification
not to exceed +6.0V.	
Operating Temperature Range40°C to +85°C	

Stresses beyond those listed under "Absolute Maximum Ratings" may cause permanent damage to the device. These are stress ratings only, and functional operation of the device at these or any other conditions beyond those indicated in the operational sections of the specifications is not implied. Exposure to absolute maximum rating conditions for extended periods may affect device reliability.

Recommended DC Operating Conditions

 $(T_A = -40^{\circ}C \text{ to } +85^{\circ}C)$

PARAMETER	SYMBOL	CONDITIONS	MIN	TYP MAX	UNITS
Supply Voltage	V _{CC}	(Note 1)	+2.7	+5.5	V
Input Logic 1	V _{IH}		0.7 x V _{CC}	V _{CC} + 0.3	V
Input Logic 0	V _{IL}		-0.3	0.3 x V _{CC}	V

DC Electrical Characteristics

(V_{CC} = +2.7V to +5.5V, T_A = -40°C to +85°C, unless otherwise noted.)

PARAMETER	SYMBOL	CONDITIONS	MIN	TYP	MAX	UNITS
Standby Current	I _{STBY}	(Note 2)		2	10	μA
Input Leakage	ΙL		-1.0		+1.0	μA
Input Current each I/O pin	I _{I/O}	$0.4 < V_{I/O} < 0.9 \times V_{CC}$	-1.0		+1.0	μA
Low-Level Output Voltage	\/ - · ·	3mA sink current			0.4	V
(SDA)	V _{OL SDA}	6mA sink current			0.6	V
I/O Pins Low-Level Output Voltage	V _{OL I/O}	16mA sink current			0.4	V
Low-Level Output Voltage (TDO)	V _{OL TDO}	4mA sink current			0.4	V
High-Level Output Voltage (TDO)	V _{OH TDO}	1mA source current	2.4			V
I/O Pin Pullup Resistors	R _{PU}		4.0	5.5	7.5	kΩ
TMS, TDI Pullup Resistors	R _{JPU}		7.5	10	12.5	kΩ
I/O Capacitance	C _{I/O}	(Note 3)			10	pF
Power-On Reset Voltage	V_{POR}			1.6	·	V

AC Electrical Characteristics-I²C Interface (See Figure 5)

 $(V_{CC} = +2.7V \text{ to } +5.5V, T_A = -40^{\circ}\text{C} \text{ to } +85^{\circ}\text{C}, \text{ unless otherwise noted. Timing referenced to } V_{IL(MAX)} \text{ and } V_{IH(MIN)}.)$

PARAMETER	SYMBOL	CONDITIONS	MIN	TYP	MAX	UNITS
SCL Clock Frequency	f _{SCL}	(Note 4)	0		400	kHz
Bus Free Time Between Stop and Start Conditions	t _{BUF}		1.3			μs
Hold Time (Repeated) Start Condition	thd:sta	(Note 5)	0.6			μs
Low Period of SCL	t _{LOW}		1.3			μs
High Period of SCL	t _{HIGH}		0.6			μs
Data Hold Time	t _{HD:DAT}		0		0.9	μs
Data Setup Time	t _{SU:DAT}		100			ns
Start Setup Time	t _{SU:STA}		0.6			μs
SDA and SCL Rise Time	t _R	(Note 6)	20 + 0.1C _B		300	ns
SDA and SCL Fall Time	t _F	(Note 6)	20 + 0.1C _B		300	ns
Stop Setup Time	t _{SU:STO}		0.6			μs
SDA and SCL Capacitive Loading	C _B	(Note 6)			400	pF
EEPROM Write Time	t _{WR}	I ² C EEPROM write (Note 7)		10	20	ms

AC Electrical Characteristics-JTAG Interface (See Figure 1)

(V_{CC} = +2.7V to +5.5V, T_A = -40°C to +85°C, unless otherwise noted.)

PARAMETER	SYMBOL	CONDITIONS	MIN	TYP	MAX	UNITS
TCK Clock Period	t ₁			1000		ns
TCK Clock High/Low Time	t ₂ , t ₃	(Note 8)	50	500		ns
TCK to TDI, TMS Setup Time	t ₄		15			ns
TCK to TDI, TMS Hold Time	t ₅		10			ns
TCK to TDO Delay	t ₆				50	ns
TCK to TDO High-Z Delay	t ₇				50	ns
EEPROM Write Time	t _{WR}	JTAG EEPROM write (Note 9)		10	20	ms

Nonvolatile Memory Characteristics

(V_{CC} = +2.7V to +5.5V, unless otherwise noted.)

PARAMETER	SYMBOL	CONDITIONS	MIN	TYP	MAX	UNITS
EEPROM Writes		+70°C (Note 3)	50,000			

- Note 1: All voltages referenced to ground.
- Note 2: I_{STBY} is specified with SDA = SCL = TMS = TDI = V_{CC} , outputs floating, and inputs connected to V_{CC} or GND.
- Note 3: Guaranteed by design.
- Note 4: Timing shown is for fast-mode (400kHz) operation. This device is also backward-compatible with I2C standard mode timing.
- Note 5: After this period, the first clock pulse is generated.
- Note 6: C_B—total capacitance of one bus line in picofarads.
- Note 7: EEPROM write time applies to all the EEPROM memory and SRAM-shadowed EEPROM memory when SEE = 0. The EEPROM write time begins after a stop condition occurs.
- Note 8: TCK can be stopped either high or low.
- Note 9: EEPROM write begins immediately after the UPDATE-DR state that latches the data to be written. The EEPROM cannot be accessed until the EEPROM write has completed. However, the remainder of the JTAG functionality is active and accessible during the EEPROM write.







Figure 1. JTAG Timing Diagram


Typical Operating Characteristics


(V_{CC} = +5.0V, T_A = +25°C; TDI, TDO, TMS pins are no connects, unless otherwise noted.)












Pin Description

PIN	NAME	FUNCTION
1	I/O_0	Input/Output 0. Bidirectional I/O pin.
2	I/O_1	Input/Output 1. Bidirectional I/O pin.
3	I/O_2	Input/Output 2. Bidirectional I/O pin.
4	I/O_3	Input/Output 3. Bidirectional I/O pin.
5	I/O_4	Input/Output 4. Bidirectional I/O pin.
6	A0	I ² C Address Input. Inputs A0, A1, and A2 determine the I ² C slave address of the device.
7	A1	I ² C Address Input. Inputs A0, A1, and A2 determine the I ² C slave address of the device.
8	TCK	JTAG Test Clock. This signal is used to shift data into TDI on the rising edge and out of TDO on the falling edge.
9	TMS	JTAG Test Mode Select. This pin is sampled on the rising edge of TCK and used to place the TAP into the various defined JTAG states. This pin has an internal pullup resistor.
10	V _{CC}	Power Supply Voltage
11	SDA	I ² C Serial Data Open-Drain Input/Output
12	SCL	I ² C Serial Clock Input
13	TDI	JTAG Test Data Input. Test instructions and data are clocked into this pin on the rising edge of TCK. This pin has an internal pullup resistor.
14	TDO	JTAG Test Data Output. Test instructions and data are clocked out of this pin on the falling edge of TCK. If not used, this pin should be left open circuit.
15	A2	I ² C Address Input. Inputs A0, A1, and A2 determine the I ² C slave address of the device.
16	I/O_5	Input/Output 5. Bidirectional I/O pin.
17	I/O_6	Input/Output 6. Bidirectional I/O pin.
18	I/O_7	Input/Output 7. Bidirectional I/O pin.
19	I/O_8	Input/Output 8. Bidirectional I/O pin.
20	GND	Ground

Block Diagram



Detailed Description

The DS4550 contains nine bidirectional, NV, input/output (I/O) pins, and a 64-byte EEPROM user memory. The I/O pins and user memory are accessible through either the I²C compatible serial bus or the JTAG interface.

Programmable NV I/O Pins

Each programmable I/O pin consists of an input and an open-collector output with a selectable internal pullup resistor. To enable the pullups for each I/O pin, write to the Pullup Enable Registers (F0h and F1h). To pull the output low or place the pulldown transistor into a high-

impedance state, write to the I/O Control Registers (F2h and F3h). To read the voltage levels present on the I/O pins, read the I/O Status Registers (F8h and F9h). To determine the status of the output register, read the I/O Control Registers and the Pullup Resistor Registers. The I/O Control Registers and the Pullup Enable Registers are all SRAM-shadowed EEPROM registers. It is possible to disable the EEPROM writes of the registers using the SEE bit in the Configuration Register. This reduces the time required to write to the register and increases the amount of times the I/O pins can be adjusted before the EEPROM is worn out.

Memory Map and Memory Types

The DS4550 memory map is shown in Table 1. Three different types of memory are present in the DS4550: EEPROM, SRAM-shadowed EEPROM, and SRAM. Memory locations specified as EEPROM are NV. Writing to these locations results in an EEPROM write cycle for a time specified by t_{WR} in the AC Electrical Characteristics table. Locations specified as SRAM-shadowed EEPROM can be configured to operate in one of two modes specified by the SEE bit (the LSB of the Configuration Register, F4h). When the SEE bit = 0 (default), the memory

location acts like EEPROM. However, when SEE = 1, shadow SRAM is written to instead of the EEPROM. This eliminates both the EEPROM write time, t_{WR} , as well as the concern of wearing out the EEPROM. This is ideal for applications that wish to constantly write to the I/Os. Power-up default states can be programmed for the I/Os in EEPROM (with SEE = 0) and then once powered up, SEE can be written to a 1 so that the I/Os can be updated periodically in SRAM. The final type of memory present in the DS4550 is standard SRAM.

Table 1. DS4550 Memory Map

ADDRESS	TYPE	NAME	FUNCTION	FACTORY DEFAULT
00h to 3Fh	EEPROM	User Memory	64 Bytes of General-Purpose User EEPROM.	00h
40 to E7h	_	Reserved	Undefined Address Space for Future Expansion. Reads and writes to this space will have no affect on the device.	_
E8 to EFh	EEPROM	Reserved	_	_
F0h		Pullup Enable 0	Pullup Enable for I/O_0 to I/O_7. I/O_0 is the LSB and I/O_7 is the MSB. Set the corresponding bit to enable the pullup; clear the bit to disable the pullup.	00h
F1h		Pullup Enable 1	Pullup Enable for I/O_8. I/O_8 is the LSB. Only the LSB is used. Set the LSB bit to enable the pullup on I/O_8; clear the LSB to disable the pullup.	00h
F2h	SRAM Shadowed EEPROM [EEPROM	I/O Control 0	I/O Control for I/O_0 to I/O_7. I/O_0 is the LSB and I/O_7 is the MSB. Clearing the corresponding bit of the register pulls the selected I/O pin low; setting the bit places the pulldown transistor into a high-impedance state. When the pulldown is high impedance, the output will float if no pullup/down is connected to the pin.	FFh
F3h	writes are disabled if the SEE bit = 1]	I/O Control 1	I/O Control for I/O_8. I/O_8 is the LSB. Only the LSB is used. Clearing the LSB of the register pulls the I/O_8 pin low; setting the LSB will place the pulldown transistor into a high-impedance state. When the pulldown is high impedance, the output will float if no pullup/down is connected to the pin.	01h
F4h		Configuration	Configuration Register. The LSB is the SEE bit. When set, this bit disables writes to the EEPROM; writing only effects the shadow SRAM. When set to 0, both the EEPROM and the shadow SRAM is written.	00h
F5h to F7h		User Memory	3 Bytes of General-Purpose User EEPROM	00h
F8h		I/O Status 0	I/O Status for I/O_0 to I/O_7. I/O_0 is the LSB and I/O_7 is the MSB. Writing to this register has no effect. Read this register to determine the state of the I/O_0 to I/O_7 pins.	_
F9h	SRAM	I/O Status 1	I/O Status for I/O_8. I/O_8 is the LSB. Only the LSB is used; the other bits could be any value when read. Writing to this register has no effect. Read this register to determine the state of the I/O_8 pin.	_
FAh to FFh		SRAM User Memory	6 Bytes of General-Purpose SRAM	_

Slave Address and Address Pins

The DS4550's I²C slave address is determined by the state of the A0, A1, and A2 address pins as shown in Figure 2. Address pins connected to GND result in a '0' in the corresponding bit position in the slave address. Conversely, address pins connected to V_{CC} result in a '1' in the corresponding bit positions. I²C communication is described in detail in a later section.




Figure 2. DS4550 I²C Slave Address Byte

JTAG Operation

The DS4550 contains a JTAG port in addition to the I²C serial bus. Either can be used to access the internal memory. However, the device contains no bus arbitration and hence both busses cannot be used at the same time. I/O_0 to I/O_8 as well as the I²C port pins, contain the typical JTAG boundary scan cells, which allow the pins to be polled or forced high/low using standard JTAG instructions. The DS4550 also contains some extensions to normal JTAG functionality, which allows access to the internal memory. In particular, the DS4550 has three device-specific test data registers (Memory Address, Memory Read, and Memory Write) and three device-specific instructions (ADDRESS, READ, and WRITE), which provide memory access.




Figure 3. DS4550 JTAG Block Diagram

Test Access Port (TAP) Controller State Machine

The TAP controller is a finite state machine that responds to the logic level at TMS on the rising edge of TCK (see Figure 4).

Test-Logic-Reset. Upon power-up, the TAP controller is in the Test-Logic-Reset state. The Instruction Register contains the IDCODE instruction. All system logic of the device operates normally.

Run-Test/Idle. The Run-Test/Idle state is used between scan operations or during specific tests. The Instruction Register and test data registers remain idle.

Select-DR-Scan. All test data registers retain their previous state. With TMS LOW, a rising edge of TCK moves the controller into the Capture-DR state and initiates a scan sequence. TMS HIGH during a rising edge on TCK moves the controller to the Select-IR-Scan state.

Capture-DR. Data can be parallel-loaded into the test data registers selected by the current instruction. If the instruction does not call for a parallel load or the selected test data register does not allow parallel loads, the test data register remains at its current value. On the

rising edge of TCK, the controller goes to the Shift-DR state if TMS is LOW or it goes to the Exit1-DR state if TMS is HIGH.

Shift-DR. The test data register selected by the current instruction is connected between TDI and TDO and shifts data one stage toward its serial output on each rising edge of TCK while TMS is LOW. On the rising edge of TCK, the controller goes to the Exit1-DR state if TMS is HIGH.

Exit1-DR. While in this state, a rising edge on TCK puts the controller in the Update-DR state. A rising edge on TCK with TMS LOW puts the controller in the Pause-DR state.

Pause-DR. Shifting of the test data registers is halted while in this state. All test data registers retain their previous state. The controller remains in this state while TMS is LOW. A rising edge on TCK with TMS HIGH puts the controller in the Exit2-DR state.

Exit2-DR. A rising edge on TCK with TMS HIGH while in this state puts the controller in the Update-DR state. A rising edge on TCK with TMS LOW enters the Shift-DR state.




Figure 4. TAP Controller State Diagram

Update-DR. A falling edge on TCK while in the Update-DR state latches the data from the shift register path of the test data registers into a set of output latches. This prevents changes at the parallel output because of changes in the shift register. On the rising edge of TCK, the controller goes to the Run-Test/Idle state if TMS is LOW or it goes to the Select-DR-Scan state if TMS is HIGH.

Select-IR-Scan. All test data registers retain their previous state. The Instruction Register remains unchanged during this state. With TMS LOW, a rising edge on TCK moves the controller into the Capture-IR state. TMS HIGH during a rising edge on TCK puts the controller back into the Test-Logic-Reset state.

Capture-IR. The Capture-IR state is used to load the shift register in the Instruction Register with a fixed value. This value is loaded on the rising edge of TCK. If TMS is HIGH on the rising edge of TCK, the controller enters the Exit1-IR state. If TMS is LOW on the rising edge of TCK, the controller enters the Shift-IR state.

Shift-IR. In this state, the shift register in the Instruction register is connected between TDI and TDO and shifts data one stage for every rising edge of TCK toward the TDO serial output while TMS is LOW. The parallel outputs of the Instruction Register as well as all test data registers remain at their previous states. A rising edge on TCK with TMS HIGH moves the controller to the Exit1-IR state. A rising edge on TCK with TMS LOW keeps the controller in the Shift-IR state while moving data one stage through the Instruction Shift Register.

Exit1-IR. A rising edge on TCK with TMS LOW puts the controller in the Pause-IR state. If TMS is HIGH on the rising edge of TCK, the controller enters the Update-IR state.

Pause-IR. Shifting of the Instruction shift register is halted temporarily. With TMS HIGH, a rising edge on TCK puts the controller in the Exit2-IR state. The controller remains in the Pause-IR state if TMS is LOW during a rising edge on TCK.

Exit2-IR. A rising edge on TCK with TMS HIGH puts the controller in the Update-IR state. The controller loops back to Shift-IR if TMS is LOW during a rising edge of TCK in this state.

Update-IR. The instruction code that has been shifted into the Instruction shift register is latched to the parallel outputs of the Instruction Register on the falling edge of TCK as the controller enters this state. Once latched, this instruction becomes the current instruction. A rising edge on TCK with TMS LOW puts the controller in the Run-Test/Idle state. With TMS HIGH, the controller enters the Select-DR-Scan state.

Instruction Register

The Instruction Register contains a shift register as well as a latched parallel output and is 4 bits in length. When the TAP controller enters the Shift-IR state, the Instruction shift register is connected between TDI and TDO. While in the Shift-IR state, a rising edge on TCK with TMS LOW shifts the data one stage toward the serial output at TDO. A rising edge on TCK in the Exit1-IR state or the Exit2-IR state with TMS HIGH moves the controller to the Update-IR state. The falling edge of that same TCK latches the data in the Instruction shift register to the Instruction Register parallel output. Instructions supported by the DS4550 and its respective operational binary codes are shown in Table 2 below.

SAMPLE/PRELOAD. The digital I/Os of the device can be sampled at the Boundary Scan test data register without interfering with the normal operation of the device by using the Capture-DR state. SAMPLE/PRELOAD also allows the device to shift data into the Boundary Scan test data register through TDI using the Shift-DR state.

BYPASS. When the BYPASS instruction is latched into the Instruction register, TDI connects to TDO through the 1-bit Bypass test data register. This allows data to pass from TDI to TDO without affecting the device's normal operation.

EXTEST. This instruction allows testing of all interconnections to the device. When the EXTEST instruction is latched in the Instruction register, the following actions occur. Once enabled through the Update-IR state, the parallel outputs of all digital output pins are driven. The Boundary Scan test data register is connected between TDI and TDO. The Capture-DR samples all digital inputs into the Boundary Scan test data register.

Table 2. Instruction Codes

INSTRUCTION	SELECTED REGISTER	INSTRUCTION CODE
SAMPLE/PRELOAD	Boundary Scan	0010
BYPASS	Bypass	1111
EXTEST	Boundary Scan	0000
CLAMP	Bypass	0011
HIGHZ	Bypass	0100
IDCODE	Identification	0001
ADDRESS	Memory Address	1001
READ	Memory Read	1010
WRITE	Memory Write	1011

CLAMP. All digital outputs of the device output data from the Boundary Scan parallel output while connecting the Bypass test data register between TDI and TDO. The outputs do not change during the CLAMP instruction.

HIGHZ. All digital outputs of the device are placed in a high-impedance state. The Bypass test data register is connected between TDI and TDO.

IDCODE. When the IDCODE instruction is latched into the parallel Instruction register, the Identification test data register is selected. The device identification code is loaded into the Identification test data register on the rising edge of TCK following entry into the Capture-DR state. Shift-DR can be used to shift the identification code out serially through TDO. During Test-Logic-Reset, the identification code is forced into the Instruction register. The ID code always has a 1 in the LSB position. The next 11 bits identify the manufacturer's JEDEC number and number of continuation bytes followed by 16 bits for the device and 4 bits for the version. See the diagram below.

ADDRESS. When the ADDRESS instruction is latched into the Instruction register, TDI connects to TDO through the 8-bit Memory Address test data register during the Shift-DR state.

READ. When the READ instruction is latched into the Instruction register, TDI connects to TDO through the 8-bit Memory Read test data register during the Shift-DR state.

WRITE. When the WRITE instruction is latched into the Instruction register, TDI connects to TDO through the 8-bit Memory Write test data register during the Shift-DR state. When EEPROM writes occur using the JTAG interface, the DS4550 will write the whole EEPROM memory page (8 bytes) even though only a single byte is modified. The unmodified bytes of the page are transparently rewritten to their current values. The DS4550's EEPROM write cycles are specified in the *Nonvolatile Memory Characteristics* table. The specification shown is at the worst-case temperature. It is capable of handling many more writes at room temperature.

Test Data Registers

The DS4550 contains two test data registers; the Bypass Register and the Boundary Scan Register. The optional Identification test data register has been included in the DS4550 design along with three DS4550 specific registers (Address, Read, Write) to support access to the EEPROM.

Bypass Register. This is a one-bit shift register used in conjunction with the BYPASS, CLAMP, and HIGHZ instructions. It provides a short path between TDI and TDO.

Boundary Scan Register. This register contains both a shift register path and a latched parallel output for all control cells and digital I/O cells. It is 33 bits in length. See Table 3 for the cell bit locations and definitions.

Identification Register. The Identification test data register contains a 32-bit shift register and a 32-bit latched parallel output. This register is selected during the IDCODE instruction and when the TAP controller is in the Test-Logic-Reset state.

Memory Address Register. This 8-bit register has a latched parallel output that holds the memory address location that is to be read from or written to. This register is selected during the ADDRESS instruction.

Memory Read Register. This 8-bit load-only register will latch the 8-bit value from the memory location indicated by the address contained in the Address test data register during the Capture-DR state. The data can then be shifted out the TDO serial output by 8 rising edges of TCK during the Shift-DR state. See Table 4 for a detailed example.

Memory Write Register. This 8-bit output-only register will write its 8-bit value to the memory location indicated by the address contained in the Address test data register during the Update-DR state. The data is shifted into the Write test data register through the TDI input with 8 rising edges of TCK during the Shift-DR state immediately prior to the Update-DR state. See Table 5 for a detailed example.

32-Bit ID Code

	MSB		LSB
Version (4 Bits)	Device ID (16 Bits)	Manufacturer ID (11 Bits)	Fixed Value (1 Bit)
0000	0001000000000000	00010100001	1

Table 3. Boundary Scan Control Bits [33 Bits]

CELL NUMBER	NAME	TYPE			
32	A2 input	Input Observe Only			
31	A1 input	Input Observe Only			
30	A0 input	Input Observe Only			
29	SCL input	Input Observe Only			
28	SDA input	Input Observe Only			
27	SDA output	Output			
26	IO8 pubout	Output			
25	IO8 pdbout	Output			
24	IO8 input	Input Observe Only			
23	IO7 pubout	Output			
22	IO7 pdbout	Output			
21	IO7 input	Input Observe Only			
20	IO6 pubout	Output			
19	IO6 pdbout	Output			
18	IO6 input	Input Observe Only			
17	IO5 pubout	Output			
16	IO5 pdbout	Output			

CELL NUMBER	NAME	TYPE	
15	IO5 input	Input Observe Only	
14	IO4 pubout	Output	
13	IO4 pdbout Output		
12	IO4 input		
11	IO3 pubout	Output	
10	IO3 pdbout	Output	
9	IO3 input	Input Observe Only	
8	IO2 pubout	Output	
7	7 IO2 pdbout Output		
6	IO2 input	2 input	
5	IO1 pubout Output		
4	IO1 pdbout	Output	
3	IO1 input	Input Observe Only	
2	IO0 pubout	Output	
1	IO0 pdbout	Output	
0	IO0 input	Input Observe Only	

Table 4. EEPROM Read Cycle

STEP	TAP STATE	COMMENTS
Select Address Register	Select-IR-Scan	_
	Capture-IR	_
	Shift-IR (4 x TCK)	The 4-bit instruction is shifted in through TDI.
	Exit1-IR	_
	Update-IR	_
Load EEPROM Address	Select-DR-Scan	_
	Capture-DR	No-op.
	Shift-DR (8 x TCK)	The 8-bit address is shifted in through TDI.
	Exit1-DR	_
	Update-DR	The shifted 8-bit Address Register data is output latched.
Select Read Register	Select-IR-Scan	_
	Capture-IR	_
	Shift-IR (4 x TCK)	The 4-bit instruction is shifted in through TDI.
	Exit1-IR	_
	Update-IR	_
Read EEPROM Data	Select-DR-Scan	_
	Capture-DR	The 8-bit EEPROM data is loaded into the EEPROM Read Register.
	Shift-DR (8 x TCK)	The 8-bit data is shifted out through TDO.
	Exit1-DR	_
	Update-DR	No-op.

Table 5. EEPROM Write Cycle

STEP	TAP STATE	COMMENTS
Select Address Register	Select-IR-Scan	_
	Capture-IR	
	Shift-IR (4 x TCK)	The 4-bit instruction is shifted in through TDI.
	Exit1-IR	_
	Update-IR	_
Load EEPROM	Select-DR-Scan	_
	Capture-DR	No-op.
	Shift-DR (8 x TCK)	The 8-bit address is shifted in through TDI.
Address	Exit1-DR	_
	Update-DR	The shifted 8-bit Address Register data is output latched.
	Select-IR-Scan	_
Select Write Register	Capture-IR	
	Shift-IR (4 x TCK)	The 4-bit instruction is shifted in through TDI.
	Exit1-IR	_
	Update-IR	_
Write EEPROM Data	Select-DR-Scan	
	Capture-DR	No-op.
	Shift-DR (8 x TCK)	The 8-bit data is shifted in through TDI.
	Exit1-DR	_
	Update-DR	The shifted 8-bit EEPROM Write Register data is output latched and written to the EEPROM.

I²C Serial Interface Description

I²C Definitions

The following terminology is commonly used to describe I^2C data transfers.

Master Device: The master device controls the slave devices on the bus. The master device generates SCL clock pulses, start and stop conditions.

Slave Devices: Slave devices send and receive data at the master's request.

Bus Idle or Not Busy: Time between stop and start conditions when both SDA and SCL are inactive and in their logic high states. When the bus is idle it often initiates a low-power mode for slave devices.

Start Condition: A start condition is generated by the master to initiate a new data transfer with a slave. Transitioning SDA from high to low while SCL remains high generates a start condition. See the timing diagram for applicable timing.

Stop Condition: A stop condition is generated by the master to end a data transfer with a slave. Transitioning SDA from low to high while SCL remains high generates a stop condition. See the timing diagram for applicable timing.

Repeated Start Condition: The master can use a repeated start condition at the end of one data transfer to indicate that it will immediately initiate a new data transfer following the current one. Repeated starts are commonly used during read operations to identify a specific memory address to begin a data transfer. A repeated start condition is issued identically to a normal start condition. See the timing diagram for applicable timing.

Bit Write: Transitions of SDA must occur during the low state of SCL. The data on SDA must remain valid and unchanged during the entire high pulse of SCL plus the setup and hold-time requirements (see Figure 5). Data is shifted into the device during the rising edge of the SCL.

Bit Read: At the end a write operation, the master must release the SDA bus line for the proper amount of setup time (see Figure 5) before the next rising edge of SCL during a bit read. The device shifts out each bit of data on SDA at the falling edge of the previous SCL pulse and the data bit is valid at the rising edge of the current SCL pulse. Remember that the master generates all SCL clock pulses including when it is reading bits from the slave.

Acknowledgement (ACK and NACK): Αn Acknowledgement (ACK) or Not Acknowledge (NACK) is always the 9th bit transmitted during a byte transfer. The device receiving data (the master during a read or the slave during a write operation) performs an ACK by transmitting a zero during the 9th bit. A device performs a NACK by transmitting a one during the 9th bit. Timing (Figure 5) for the ACK and NACK is identical to all other bit writes. An ACK is the acknowledgment that the device is properly receiving data. A NACK is used to terminate a read sequence or as an indication that the device is not receiving data.

Byte Write: A byte write consists of 8 bits of information transferred from the master to the slave (most significant bit first) plus a 1-bit acknowledgement from the slave to the master. The 8-bits transmitted by the master are done according to the bit write definition and the acknowledgement is read using the bit read definition.

Byte Read: A byte read is an 8-bit information transfer from the slave to the master plus a 1-bit ACK or NACK from the master to the slave. The 8 bits of information that are transferred (most significant bit first) from the slave to the master are read by the master using the bit read definition above, and the master transmits an ACK using the bit write definition to receive additional data bytes. The master must NACK the last byte read to terminated communication so the slave returns control of the SDA to the master.

Slave Address Byte: Each slave on the I 2 C bus responds to a slave address byte sent immediately following a start condition. The slave address byte contains the slave address in the most significant 7 bits and the R/ $\overline{\text{W}}$ bit in the least significant bit.




Figure 5. I²C Timing Diagram

The DS4550's slave address of the DS4550 is determined by the state of the A0, A1, and A2 address pins as shown in Figure 2. Address pins connected to GND result in a '0' in the corresponding bit position in the slave address. Conversely, address pins connected to V_{CC} result in a '1' in the corresponding bit positions.

When the R/\overline{W} bit is 0 (such as in A0h), the master is indicating it will write data to the slave. If $R/\overline{W} = 1$, (A1h in this case), the master is indicating it wants to read from the slave.

If an incorrect slave address is written, the DS4550 assumes the master is communicating with another I²C device and ignores the communication until the next start condition is sent.

Memory Address: During an I²C write operation, the master must transmit a memory address to identify the memory location where the slave is to store the data. The memory address is always the second byte transmitted during a write operation following the slave address byte.

I²C Communication

Writing a Single Byte to a Slave: The master must generate a start condition, write the slave address byte $(R/\overline{W}=0)$, write the memory address, write the byte of data, and generate a stop condition. Remember the master must read the slave's acknowledgement during all byte write operations.

Writing Multiple Bytes to a Slave: To write multiple bytes to a slave, the master generates a start condition, writes the slave address byte (R/\overline{W} = 0), writes the memory address, writes up to 8 data bytes, and generates a stop condition.

The DS4550 is capable of writing up to 8 bytes (1 page or row) with a single I²C write transaction. This is internally controlled by an address counter that allows data to be written to consecutive addresses without transmitting a memory address before each data byte is sent. The address counter limits the write to one 8-byte page. Attempts to write to additional pages of memory without sending a stop condition between pages results in the address counter wrapping around to the beginning of the present row. The first row begins at address 00h and subsequent rows begin at multiples of 8 there on (08h, 10h, 18h, 20h, etc).

To prevent address wrapping from occurring, the master must send a stop condition at the end of the page, and then wait for the bus free or EEPROM write

time to elapse. Then the master can generate a new start condition, write the slave address byte ($R/\overline{W}=0$), and the first memory address of the next memory row before continuing to write data.

Acknowledge Polling: Any time an EEPROM page is written, the DS4550 requires the EEPROM write time (t_{WR}) after the stop condition to write the contents of the page to EEPROM. During the EEPROM write time, the device does not acknowledge its slave address because it is busy. It is possible to take advantage of this phenomenon by repeatedly addressing the DS4550, which allows communication to continue as soon as the DS4550 is ready. The alternative to acknowledge polling is to wait for a maximum period of t_{WR} to elapse before attempting to access the device.

EEPROM Write Cycles: When EEPROM writes occur using the I²C interface, the DS4550 writes the whole EEPROM memory page even if only a single byte on a page was modified. Writes that do not modify all 8 bytes on the page are valid and do not corrupt any other bytes on the same page. Because the whole page is written, even bytes on the page that were not modified during the transaction are still subject to a write cycle. The DS4550's EEPROM write cycles are specified in the *Nonvolatile Memory Characteristics* table. The specification shown is at the worst-case temperature. It is capable of handling many more writes at room temperature.

Reading a Single Byte from a Slave: Unlike the write operation that uses the specified memory address byte to define where the data is to be written, the read operation occurs at the present value of the memory address counter. To read a single byte from the slave, the master generates a start condition, writes the slave address byte with R/W = 1, reads the data byte with a NACK to indicate the end of the transfer, and generates a stop condition. However, since requiring the master to keep track of the memory address counter is impractical, the following method should be used to perform reads from a specified memory location.

Manipulating the Address Counter for Reads: A dummy write cycle can be used to force the address counter to a particular value. To do this, the master generates a start condition, writes the slave address byte $(R/\overline{W}=0)$, writes the memory address where it desires to read, generates a repeated start condition, writes the slave address byte $(R/\overline{W}=1)$, reads data with ACK or NACK as applicable, and generates a stop condition.

See Figure 6 for a read example using the repeated start condition to specify the starting memory location.

Reading Multiple Bytes from a Slave: The read operation can be used to read multiple bytes with a single transfer. When reading bytes from the slave, the master simply ACKs the data byte if it desires to read another byte before terminating the transaction. After the master reads the last byte, it must NACK to indicate the end of the transfer and generate a stop condition.

Applications Information

Power Supply Decoupling

To achieve best results, it is highly recommended that a decoupling capacitor is used on the IC power-supply pins. Typical values of decoupling capacitors are $0.01\mu F$ and $0.1\mu F$. Use a high-quality, ceramic, surface-mount capacitor, and mount it as close as possible to the V_{CC} and GND pins of the IC to minimize lead inductance.




Figure 6. I²C Communication Examples

DS4550

I²C and JTAG Nonvolatile 9-Bit I/O Expander Plus Memory

Chip Topology

TRANSISTOR COUNT: 21,161
SUBSTRATE CONNECTED TO GROUND

Package Information

For the latest package outline information, go to www.maximintegrated.com/DallasPackInfo.

DS4550

I²C and JTAG Nonvolatile 9-Bit I/O **Expander Plus Memory**

Revision History

REVISION NUMBER	REVISION DATE	DESCRIPTION	PAGES CHANGED
Α	_	ECN DS-15-DTSH.	
В	7/17	Removed IEEE 1149.1 references and general updates	1, 9, 11, 12

For pricing, delivery, and ordering information, please contact Maxim Direct at 1-888-629-4642, or visit Maxim Integrated's website at www.maximintegrated.com.

Maxim Integrated cannot assume responsibility for use of any circuitry other than circuitry entirely embodied in a Maxim Integrated product. No circuit patent licenses are implied. Maxim Integrated reserves the right to change the circuitry and specifications without notice at any time. The parametric values (min and max limits) shown in the Electrical Characteristics table are guaranteed. Other parametric values quoted in this data sheet are provided for guidance.