#### MAX14890E

# Incremental Encoder Interface for RS-422, HTL, and TTL with Digital Inputs

#### **General Description**

The MAX14890E incremental encoder receiver contains four differential receivers and two single-ended receivers.

The differential receivers can be operated in RS-422 or differential high-threshold logic (HTL) modes and are optionally configurable for single-ended TTL/HTL operation. The MAX14890E features a wide common mode input range of -20V to +20V in RS-422 mode.

The auxiliary IEC 61131-2 Type-1/Type-3 digital inputs are designed for operation with switches or proximity sensors and can be individually configured for TTL operation.


All receiver input signals are fault protected to voltage shorts in the ±40V range. Per channel fault detection provides warning of irregular conditions such as small differential signals, shorts, opens, overvoltages, and undervoltages.

The MAX14890E features a pin-selectable SPI or parallellogic interface. SPI control provides detailed diagnostics and individual configurations for receivers.

The MAX14890E is available in a 32-pin TQFN-EP (5mm  $\times$  5mm) and operates over the -40°C to +125°C temperature range.

Ordering Information appears at end of data sheet.

### **Typical Operating Circuit**



#### **Benefits and Features**

- High Flexibility Supports All Encoder Types
  - Selectable RS-422/HTL/TTL/DI Receivers
  - RS-422 Switching Rates Up to 35Mbps
  - TTL Switching Rates Up to 5MHz
  - · HTL Switching Rates Up to 400kHz
  - · SPI or Pin-Controlled Operation
  - SPI Interface Allows Per-Receiver Configuration
  - 1.62V to 5.5V Logic Interface
- Integrated Fault Detection Reduces Down-Time
  - · Open-Wire and Short-Circuit Detection
  - · Overvoltage and Undervoltage Fault Detection
- Integrated Protection Ensures Robust Communication
  - · ±40V Fault Protection Range
  - ±20V RS-422 Common Mode Range
  - · DI Glitch Filters
  - ±25kV HBM ESD
  - ±7kV Air-Gap per IEC 61000-4-2 ESD
  - ±10kV Contact per IEC 61000-4-2 ESD
  - -40°C to +125°C Operating Temperature Range

#### **Applications**

- Encoder Interfaces
- Motor Controllers
- Pulse Counters
- Servo Control Commutation

### **Input Receiver Modes**

MODE	RxA	RxB	RxZ	RxY	RxDI2	RxDI3
RS-422	√	√	√			
D-HTL	√	√	√			
SE-HTL	√	√	√			
TTL	√	√	<b>√</b>		√	$\checkmark$
DI			√	√	√	<b>√</b>



### MAX14890E

### Incremental Encoder Interface for RS-422, HTL, and TTL with Digital Inputs

### **Absolute Maximum Ratings**

(All voltages referenced to GND)	Short-Circuit Duration (_O, _FAULT, LO2,
V <sub>CC</sub> 0.3V to +6V	D2FAULT/IRQ, LO3, D3FAULT/SDO to GND) Continuous
V <sub>L</sub> 0.3V to (V <sub>CC</sub> + 0.3V)	Continuous Power Dissipation (T <sub>A</sub> = +70°C)
AO, BO, ZO, YO, LO, LO2, LO30.3V to (V <sub>L</sub> + 0.3V)	Thin QFN (derate 19mW/°C above +70°C)1520mW
FAULT, D2FAULT/IRQ0.3V to +6V	Operating Temperature Range40°C to +125°C
D3FAULT/ SDO (SPI is High)0.3V to (V <sub>L</sub> + 0.3V)	Junction Temperature+150°C
D3FAULT/SDO (SPI is Low)0.3V to +6V	Storage Temperature Range65°C to +150°C
TTL/SDI, SNGL/SCLK, HITH/CS, DI/TTLY,	Lead Temperature (Soldering, 10s)+300°C
DI/TTL2, DI/TTL3, SPI0.3V to +6V	Soldering Temperature (Reflow)+260°C
A, $\overline{A}$ , B, $\overline{B}$ , Z, $\overline{Z}$ , DIY, $\overline{Y}$ , DI2, DI340V to +40V	

Stresses beyond those listed under "Absolute Maximum Ratings" may cause permanent damage to the device. These are stress ratings only, and functional operation of the device at these or any other conditions beyond those indicated in the operational sections of the specifications is not implied. Exposure to absolute maximum rating conditions for extended periods may affect device reliability.

### **Package Information**

#### **32 TQFN**

Package Code	T3255+6
Outline Number	<u>21-0140</u>
Land Pattern Number	90-0603
THERMAL RESISTANCE, FOUR-LAYER BOARD	
Junction to Ambient (θ <sub>JA</sub> )	36°C/W
Junction to Case $(\theta_{JC})$	3°C/W

For the latest package outline information and land patterns (footprints), go to <a href="www.maximintegrated.com/packages">www.maximintegrated.com/packages</a>. Note that a "+", "#", or "-" in the package code indicates RoHS status only. Package drawings may show a different suffix character, but the drawing pertains to the package regardless of RoHS status.

Package thermal resistances were obtained using the method described in JEDEC specification JESD51-7, using a four-layer board. For detailed information on package thermal considerations, refer to <a href="https://www.maximintegrated.com/thermal-tutorial">www.maximintegrated.com/thermal-tutorial</a>.

### **Electrical Characteristics**

 $(V_{CC} = 5V \pm 10\%, V_L = 1.62V \text{ to } V_{CC}, T_A = -40^{\circ}\text{C to } +125^{\circ}\text{C}$  unless otherwise noted. Typical values are at  $V_{CC} = 5V, V_L = 3.3V, T_A = +25^{\circ}\text{C}$ .) (Notes 1, 2)

PARAMETER	SYMBOL	CONDITIONS		MIN	TYP	MAX	UNITS
POWER SUPPLY	1						
Supply Voltage	V <sub>CC</sub>			4.5		5.5	V
Supply Current	Icc	Outputs not switching	g, no load		9	14	mA
Logic Supply Voltage	VL			1.62		5.5	V
RS-422 RECEIVERS (RxA, RxB, F	RxZ, RxY)						
Differential Threshold Voltage	V <sub>TH</sub>	-20V ≤ V <sub>CM</sub> ≤ +20V		-200		+200	mV
Differential Input Hysteresis	ΔV <sub>TH</sub>	-20V ≤ V <sub>CM</sub> ≤ +20V			230		mV
Circle Federal Invest Occurrent		\\ - 0\\ - 5\\	V <sub>IN</sub> = +10V		+100	+160	
Single-Ended Input Current	I <sub>IN</sub>	V <sub>CC</sub> = 0V or 5V	V <sub>IN</sub> = -10V	-270	-170		μA
Low Differential Voltage Fault	V <sub>TH DFP</sub>	-20V ≤ V <sub>CM</sub> ≤ +20V,	positive	+270		+460	
Threshold	V <sub>TH_DFN</sub>	-20V ≤ V <sub>CM</sub> ≤ +20V,	negative	-460		-270	mV
Single-Ended Input Fault	V <sub>TH_SELP</sub>	Positive		+15		+18	
Threshold	V <sub>TH</sub> SELN	Negative		-18		-15	V
DIFFERENTIAL HTL RECEIVERS	(RxA, RxB, R	xZ)					
Differential Threshold Voltage	V <sub>TH</sub>	0V ≤ V <sub>CM</sub> ≤ +25V	0V ≤ V <sub>CM</sub> ≤ +25V			+900	mV
Differential Input Hysteresis	ΔV <sub>TH</sub>	0V ≤ V <sub>CM</sub> ≤ +25V			1		V
Circula Fordad Innovat Oversant	1	V <sub>TH</sub> = +24V			+280	+460	
Single-Ended Input Current	I <sub>IN</sub>	V <sub>TH</sub> = -10V	V <sub>TH</sub> = -10V		-170		μA
Low Differential Voltage Fault	V <sub>TH_DFP</sub>	0V ≤ V <sub>CM</sub> ≤ +24V, Po	0V ≤ V <sub>CM</sub> ≤ +24V, Positive			+2.0	V
Threshold	V <sub>TH_DFN</sub>	0V ≤ V <sub>CM</sub> ≤ +24V, No	egative	-2.0		-1.2	V
Single-Ended Input Fault Threshold	V <sub>TH_SEN</sub>	Negative		-18		-15	V
SINGLE-ENDED HTL RECEIVERS	RxA, RxB, F	RxZ)					
Innert Lawis High Voltage		HITH is low		8		40	V
Input Logic High Voltage	V <sub>IH</sub> _SE	HITH is high		13		40	V
Innet Logic Low Voltage	\/	HITH is low		-40		6	V
Input Logic Low Voltage	V <sub>IL_SE</sub>	HITH is high		-40		11	V
Input Hysteresis	ΔV <sub>ITH</sub> SE				270		mV
Input Current (A, B, Z)	I HTL	$V_{CC}$ = 0V or normally powered, $V_{IN}$ = 24V				460	μΑ
Input Current (A, B, Z)	I_HTL	$V_{CC}$ = 0V or normally powered, $V_{IN}$ = 24V				460	μΑ
Fault Threshold Voltage	V <sub>TH_HTLF</sub>			-18		-15	V
TTL RECEIVERS (RxA, RxB, RxZ	, RxY, RxD2, F	RxD3)					
Input High Voltage	V <sub>IH_TTL</sub>	TTL mode		2.0		40	V
Input Low Voltage	V <sub>IL_TTL</sub>	TTL mode		-40		0.8	V
Input Hysteresis	V <sub>HY_TTL</sub>	TTL mode			0.53		V

Electrical Characteristics (continued) ( $V_{CC} = 5V \pm 10\%$ ,  $V_L = 1.62V$  to  $V_{CC}$ ,  $V_L = -40$ °C to +125°C unless otherwise noted. Typical values are at  $V_{CC} = 5V$ ,  $V_L = 3.3V$ ,  $V_L = 1.62V$  (Notes 1, 2)

PARAMETER	SYMBOL	CONDITIONS	MIN	TYP	MAX	UNITS
Input Current (A, B, Z, DIY, DI2, DI3)	I_TTL	TTL mode, V <sub>CC</sub> = 0V or 5V, V <sub>IN</sub> = 5V			85	μA
Input Current (A, B, Z, Y)	I_TTL	TTL mode, V <sub>CC</sub> = 0V or 5V, V <sub>IN</sub> = 5V			85	
		Negative	-18		-15	V
Fault Threshold Voltage	V <sub>TH</sub> _TTLF	Positive	+15		+18	V
DIGITAL INPUT RECEIVERS (DI2,	DI3, RxY, Rx	Σ)				
Input High Voltage	V <sub>IH_DI</sub>	DI mode, HITH is high or low	8		40	V
Input Low Voltage	V <sub>IL_DI</sub>	DI mode, HITH is high or low	-40		5.5	V
Input Hysteresis	V <sub>HY_DI</sub>	DI mode, HITH is high or low		1.2		V
Current Sink	I	DI mode, 0V ≤ V <sub>DI</sub> ≤ 5V	0		2.6	mA
Current Sirik	l <sub>DI</sub>	DI mode, 8V ≤ V <sub>DI</sub> ≤ 40V	2	2.5	3.3	IIIA
Fault Threshold Voltage	V <sub>TH_DIF</sub>	DI mode	-18		-15	V
LOGIC INTERFACE (AO, AFAULT TTLY, DI/TTL2, DI/TTL3, SPI, TTL/		, ZO, <del>ZFAULT</del> , YO, <del>YFAULT</del> , LO2, <del>D2FAUL</del> K, HITH/ <del>CS</del> )	Γ/IRQ, LC	03, D3FA	ULT/SDO	, DI/
Input High Voltage	V <sub>IH</sub>	DI/TTLY, DI/TTL2, DI/TTL3, SPI, TTL/SDI, SNGL/CLK, HITH/CS	2/3 x V <sub>L</sub>			V
Input Low Voltage	V <sub>IL</sub>	DI/TTLY, DI/TTL2, DI/TTL3, SPI, TTL/SDI, SNGL/CLK, HITH/CS			1/3 x V <sub>L</sub>	V
Input Current	I <sub>IN</sub>	DI/TTLY, DI/TTL2, DI/TTL3, SPI, TTL/SDI, SNGL/CLK, HITH/CS	-1		+1	μA
Output High Voltage	V <sub>OH</sub>	AO, BO, ZO, YO, LO2, LO3, AO, BO, ZO, YO, LO2, LO3, D2FAULT/IRQ, D3FAULT/SDO, I <sub>OUT</sub> = -3mA (Note 4)	V <sub>L</sub> - 0.4V			V
Output Low Voltage	V <sub>OL</sub>	AO, BO, ZO, YO, LO2, LO3, D3FAULT/ SDO, AFAULT, BFAULT, ZFAULT, YFAULT, D2FAULT/IRQ, I <sub>OUT</sub> = +3mA			0.4	V
PROTECTION						
Thermal-Shutdown Threshold	T <sub>SHDN</sub>	Temperature rising		+160		°C
Thermal-Shutdown Hysteresis	T <sub>HYST</sub>			10		°C
Fault-Protected Input Voltage Range (A, $\overline{A}$ , B, $\overline{B}$ , Z, $\overline{Z}$ , DIY, $\overline{Y}$ , DI2, DI3)	V <sub>IN_F</sub>		-40		+40	V
		IEC 61000-4-2 Air-Gap Discharge to GND		±7		
ESD Protection (A, $\overline{A}$ , B, $\overline{B}$ , Z, $\overline{Z}$ , DIY, $\overline{Y}$ , DI2, DI3)		IEC 61000-4-2 Contact Discharge to GND		±10	k\	
D.1., 1, D.2, D.0.)		Human body model		±25		
ESD Protection (all other pins)		Human body model		±2		kV

Maxim Integrated | 4 www.maximintegrated.com

Switching Characteristics ( $V_{CC}$  = 5V±10%,  $V_L$  = 1.62V to  $V_{CC}$ ,  $T_A$  = -40°C to +125°C unless otherwise noted. Typical values are at  $V_{CC}$  = 5V,  $V_L$  = 3.3V,  $T_A$  = +25°C.) (Notes 1, 2)

PARAMETER	SYMBOL	COND	ITIONS	MIN	TYP	MAX	UNITS
RECEIVER (RxA, RxB, RxZ) (Note	3)						
RS-422 Maximum Data Rate	DR <sub>MAX422</sub>	RS-422 mode		35			Mbps
RS-422 Receiver Propagation	t <sub>DPLH_422</sub>	RS-422 mode, C <sub>L</sub> = 1	15pF, V <sub>ID</sub> = ±3V,			25	no
Delay	t <sub>DPHL_422</sub>	Figures 1, 2				25	ns
RS-422 Receiver Propagation De- lay Skew  t <sub>DPLH_422</sub> - t <sub>DPHL_422</sub>	t <sub>HL</sub> - SKEW_422	RS-422 mode, C <sub>L</sub> = 7 Figures 1, 2	15pF, $V_{ID} = \pm 3V$ ,	0		5	ns
RS-422 Receiver Channel-to- Channel Skew	t <sub>C-</sub> SKEW_422	RS-422 mode, C <sub>L</sub> = 7 Figures 1, 2	15pF, V <sub>ID</sub> = ±3V,	0		8	ns
Differential HTL (D-HTL) Maximum Differential Data Rate	DR <sub>DHTL</sub>	D-HTL mode		1			Mbps
D-HTL Receiver Propagation	t <sub>DPLH_DHTL</sub>	D-HTL mode, C <sub>L</sub> = 1	5pF, V <sub>ID</sub> = ±24V,			100	no
Delay	t <sub>DPHL_DHTL</sub>	Figures 1, 2				100	ns
D-HTL Differential Receiver Propagation Delay Skew  tdphh_dhtl-tdphhl_dhtl	t <sub>HLSKEW_</sub>	D-HTL mode, C <sub>L</sub> = 15pF, V <sub>ID</sub> = ±24V, Figures 1, 2		0		20	ns
D-HTL Differential Receiver Channel-to-Channel Skew	Itcskew_ DHTLI	D-HTL mode, C <sub>L</sub> = 15pF, V <sub>ID</sub> = ±24V, Figures 1, 2		0		8	ns
Single-Ended (SE-HTL) Maximum Switching Rate	SR <sub>SEHTL</sub>	SE-HTL mode, HITH is high or low		400			kHz
SE-HTL Receiver Propagation	t <sub>DPLH_</sub> SEHTL	SE-HTL mode, HITH		0		100	ns
Delay	t <sub>DPHL</sub> SEHTL	$C_L = 15pF, 0V \le V_{IN}$	≤ +24V, Figures 1, 2	0		100	115
SE-HTL Receiver Propagation	t <sub>HLSKEW_</sub>	SE-HTL mode,	HITH is low	0		28	
Delay Skew   tophl Sehtl	SEHTL	$C_L = 15pF,$ $0V \le V_{IN} \le +24V$ HITH is high		0		20	ns
SE-HTL Receiver Channel-to- Channel Skew	t <sub>CSKEW_</sub>	SE-HTL mode, HITH is high or low, $C_L = 15pF$ , $0V \le V_{IN} \le +24V$ , Figures 1, 2		0		11	ns
TTL Maximum Switching Rate	SR <sub>TTL</sub>	TTL mode, $C_L = 15pF$ , $0V \le V_{IN} \le +5V$		5			MHz
TTI Receiver Propagation Delay	t <sub>DPLH_TTL</sub>	TTL mode, C <sub>L</sub> = 15pl	$F, 0V \le V_{IN} \le +5V,$			100	ne
TTL Receiver Propagation Delay to Philippe 172 Figures 1, 2		Figures 1, 2				100	ns
TTL Receiver Propagation Delay Skew (tDPLH_TTL - tDPHL_TTL)	t <sub>HLSKEW_</sub>	TTL mode, $C_L = 15pF$ , $0V \le V_{IN} \le +5V$ , Figures 1, 2		0		52	ns

Maxim Integrated | 5 www.maximintegrated.com

Switching Characteristics (continued) ( $V_{CC} = 5V \pm 10\%$ ,  $V_L = 1.62V$  to  $V_{CC}$ ,  $V_A = -40^{\circ}C$  to  $+125^{\circ}C$  unless otherwise noted. Typical values are at  $V_{CC} = 5V$ ,  $V_L = 3.3V$ ,  $V_A = +25^{\circ}C$ .) (Notes 1, 2)

PARAMETER	SYMBOL	CONDITIONS		TYP	MAX	UNITS
TTL Receiver Channel-to-Channel Skew	ltcskew_ TTLl	TTL mode, $C_L = 15pF$ , $0V \le V_{IN} \le +5V$ , Figures 1, 2			11	ns
Digital Input (DI) Maximum Switching Rate	SR <sub>DZ</sub>	RxZ only, DI mode, SPI = high	400			kHz
DI Propagation Polary	t <sub>DPLH_DZ</sub>	RxZ only, DI mode, SPI = high, C <sub>L</sub> = 15pF,			300	no
DI Propagation Delay	t <sub>DPHL_DZ</sub>	0V ≤ V <sub>IN</sub> ≤ +24V, Figures 1, 2			300	ns
DI Receiver Propagation Delay Skew  t <sub>DPLH_DZ</sub> - t <sub>DPHL_DZ</sub>	t <sub>RSKEW_DZ</sub>	RxZ only, DI mode, SPI = high, $C_L$ = 15pF, $0V \le V_{IN} \le +24V$ , Figures 1, 2	0		28	ns
DI Maximum Glitch Duration for Glitch Rejection	t <sub>GL</sub>	RxZ only, DI mode, SPI = high			80	ns
DI Admitted Pulse Duration	t <sub>PASS</sub>	RxZ only, DI mode, SPI = high	300			ns
RECEIVER (RxY) (Note 4)						
RS-422 Maximum Data Rate	DR <sub>MAX422</sub>	RS-422 mode	35			Mbps
RS-422 Receiver Propagation	t <sub>DPLH_422</sub>	RS-422 mode, C <sub>L</sub> = 15pF, V <sub>ID</sub> = ±3V,			25	ns
Delay	t <sub>DPHL_422</sub>	Figures 1, 2			25	ns
RS-422 Receiver Propagation Delay Skew  tDPLH_422 - tDPHL_422	t <sub>HL-</sub> SKEW_422	RS-422 mode, C <sub>L</sub> = 15pF, V <sub>ID</sub> = ±3V, Figures 1, 2	0		5	ns
RS-422 Receiver Channel-to- Channel Skew	t <sub>C-</sub> SKEW_422	RS-422 mode, C <sub>L</sub> = 15pF, V <sub>ID</sub> = ±3V, Figures 1, 2	0		8	ns
TTL Maximum Switching Rate	SR <sub>TTL</sub>	TTL mode, $C_L = 15pF$ , $0V \le V_{IN} \le +5V$	5			MHz
TTL Receiver Propagation Delay	t <sub>DPLH_TTL</sub>	TTL mode, $C_L = 15pF$ , $0V \le V_{IN} \le +5V$ ,			100	ns
TTE Neceiver Fropagation Delay	t <sub>DPHL_TTL</sub>	Figures 1, 2			100	115
TTL Receiver Propagation Delay Skew  tDPLH_TTL - tDPHL_TTL	t <sub>HLSKEW_</sub>	TTL mode, $C_L = 15pF$ , $0V \le V_{IN} \le +5V$ , Figures 1, 2	0		52	ns
Digital Input (DI) Maximum Switching Rate	SR <sub>DY</sub>	DI mode	400			kHz
DI Propagation Delay	t <sub>DPLH_DY</sub>	DI mode, $C_L = 15pF$ , $0V \le V_{IN} \le +24V$ , Figures 1, 2			300 300	ns

Maxim Integrated | 6 www.maximintegrated.com

Switching Characteristics (continued) ( $V_{CC} = 5V \pm 10\%$ ,  $V_L = 1.62V$  to  $V_{CC}$ ,  $V_A = -40^{\circ}C$  to  $+125^{\circ}C$  unless otherwise noted. Typical values are at  $V_{CC} = 5V$ ,  $V_L = 3.3V$ ,  $V_A = +25^{\circ}C$ .) (Notes 1, 2)

PARAMETER	SYMBOL	COND	ITIONS	MIN	TYP	MAX	UNITS	
DI Receiver Propagation Delay Skew  t <sub>DPLH_DY</sub> - t <sub>DPHL_DY</sub>	tRSKEW_DY	DI mode, C <sub>L</sub> = 15pF, Figures 1, 2	$0V \le V_{1N} \le +24V,$	0		100	ns	
DI Maximum Glitch Duration for Glitch Rejection	t <sub>GL</sub>	DI/TTLY is high or lov	v			80	ns	
DI Admitted Pulse Duration	t <sub>PASS</sub>	DI/TTLY is high or lov	V	300			ns	
RECEIVER (DI2, DI3) (Note 4)								
Digital Input (DI) Maximum Switching Rate	SR <sub>DI</sub>	DI mode		20			kHz	
DI Propagation Delay	t <sub>DPLH_DI</sub>	DI mode, C <sub>L</sub> = 15pF, Figures 1, 2	$0V \le V_{1N} \le +24V,$			5 5	μs	
DI Receiver Propagation Delay Skew (t <sub>DPLH_DI</sub> - t <sub>DPHL_DI</sub> )	t <sub>RSKEW_DI</sub>	DI mode, C <sub>L</sub> = 15pF			60		ns	
Maximum Glitch Duration for Glitch Rejection	t <sub>GL</sub>	DI mode, DI/TTL_ is high or low				80	ns	
Admitted Pulse Length	t <sub>PASS</sub>	DI mode, DI/TTL_ is high or low		350			ns	
TTL Maximum Switching Rate	SR <sub>DI_TTL</sub>	TTL mode		20			kHz	
TTL Receiver Propagation Delay	t <sub>DPLH_DITTL</sub> t <sub>DPHL_DITTL</sub>	TTL mode, C <sub>L</sub> = 15pF Figures 1, 2	$= 0 \text{ V} \leq \text{V}_{\text{IN}} \leq +5 \text{V},$			5 5	μs	
TTL Receiver Propagation Delay Skew (t <sub>DPLH_DITTL</sub> )	thlskew_ DITTL	TTL mode, C <sub>L</sub> = 15pf	F, Figures 1, 2		80		ns	
FAULT DETECTION (AFAULT, BFA	AULT, ZFAULT	, D2FAULT/IRQ, D3F	AULT/SDO) (Note 4)					
		R <sub>FAULT</sub> = 5kΩ,	FLTR = 0			18		
Differential Fault Propagation	<sup>t</sup> DFLH	$C_{FAULT} = 15pF,$	FLTR = 1			1400	μs	
Delay to FAULT Output Active	t	RS-422 and DHTL	FLTR = 0			6		
	t <sub>DFHL</sub>	modes, Figures 1, 4	FLTR = 1			1400		
Differential Slew Rate to Avoid Fault Alarm Output		$R_{FAULT}$ = 5k $\Omega$ , $C_{FAULT}$ = 15pF, FLTR = 0, RS-422 and D-HTL modes, Figures 1, 4		1			V/µs	
Single Ended Propagation Delay to FAULT Output Active	t <sub>SEFLH</sub>	R <sub>FAULT</sub> = 5kΩ, C <sub>FAULT</sub> = 15pF, all modes				1.4 1.4	ms	

Maxim Integrated | 7 www.maximintegrated.com

### **Switching Characteristics (continued)**

 $(V_{CC} = 5V \pm 10\%, V_L = 1.62V \text{ to } V_{CC}, T_A = -40^{\circ}\text{C} \text{ to } +125^{\circ}\text{C} \text{ unless otherwise noted.}$  Typical values are at  $V_{CC} = 5V, V_L = 3.3V, T_A = +25^{\circ}\text{C}$ .) (Notes 1, 2)

PARAMETER	SYMBOL	CONDITIONS		MIN	TYP	MAX	UNITS
SPI TIMING (Figure 5)							
SNGL/CLK Clock Period	t <sub>CH+CL</sub>			80			ns
SNGL/CLK Pulse-Width High	t <sub>CH</sub>			25			ns
SNGL/CLK Pulse-Width Low	t <sub>CL</sub>			25			ns
HITH/CS Fall to SNGL/CLK Rise Time	tcss			15			ns
TTL/SDI Hold Time	t <sub>DH</sub>			15			ns
TTL/SDI Setup Time	t <sub>DS</sub>			15			ns
Output Data Propagation Delay	t <sub>DO</sub>	C <sub>L</sub> = 10pF, SNGL/ CLK falling-edge	V <sub>L</sub> ≥ 1.62V			32	ns
output Buta i ropagation Bolay		to D3FAULT/SDO stable.	V <sub>L</sub> ≥ 3.3V			28	110
		Rising	V <sub>L</sub> = 1.62V		24		
D3FAULT/SDO Rise and Fall	t <sub>FT</sub>	Trising	V <sub>L</sub> = 3.3V		2		ns
Times	4-1	- ···	V <sub>L</sub> = 1.62V		11		115
		Falling	V <sub>L</sub> = 3.3V		1		
HITH/CS Hold Time	t	V <sub>L</sub> =1.62V or 3.3V		10			no
HITH/CS Hold Tillle	tcsh	V <sub>L</sub> = 5.5V		5			ns
HITH/CS Pulse-Width High	toopuu	V <sub>L</sub> = 1.62V or 3.3V		10			ns
THITI/OOT dise-Width High	tCSPW	$V_{L} = 5.5V$	5			115	

Note 1: All devices are 100% production tested at T<sub>A</sub> = +25°C. Specifications over temperature are guaranteed by design.

Note 2: Currents into the device are positive; all currents out the device are negative. All voltages are referenced to ground, unless otherwise noted.

Note 3: In pin-control mode,  $\overline{D3FAULT}/SDO$  is open-drain. In SPI mode,  $\overline{D3FAULT}/SDO$  is a push-pull output.

Note 4: Capacitive load includes test probe and fixture capacitance.

### **Test Circuits and Waveforms**




Figure 1. Receiver Test Circuit




Figure 2. Receiver Propagation Delay

### **Test Circuits and Waveforms (continued)**




Figure 3. Fault Detection Timing







Figure 4. SPI Timing Diagram


### **Typical Operating Characteristics**


 $(V_{CC} = 5V, V_L = 3.3V, T_A = +25^{\circ}C, unless otherwise noted.)$ 



























### **Typical Operating Characteristics (continued)**


( $V_{CC}$  = 5V,  $V_L$  = 3.3V,  $T_A$  = +25°C, unless otherwise noted.)















### **Pin Configuration**



### **Pin Description**

PIN	NAME	FUNCTION
1	AO	Noninverting RS-422/HTL/TTL Receiver Input A.
2	AFAULT	Open-Drain Fault Output for Receiver A. AFAULT asserts low during a fault condition on receiver A (RxA). See the <i>Detecting Faults</i> section for more information.
3	D3FAULT/ SDO	Receiver D3 Open-Drain Fault Output/SPI Serial Data Out. In pin mode (SPI is low), $\overline{D3FAULT}/SDO$ asserts low during a fault condition on the D3 receiver. See the <i>Detecting Faults</i> section for more information. In SPI mode (SPI is high), $\overline{D3FAULT}/SDO$ is the SPI serial data output and is in a push-pull configuration. $\overline{D3FAULT}/SDO$ is high-impedance in SPI mode with HITH/ $\overline{CS}$ is high.
4	HITH/CS	Single-Ended HTL Threshold Select Input/SPI Chip Select. In pin mode (SPI is low), HITH/CS sets the input thresholds for the single-ended HTL signals. In this mode, drive HITH/CS high to enable the 12V (typ) thresholds or drive HITH/CS low to enable the 7V (typ) thresholds. In SPI mode (SPI is high), HITH/CS is the SPI chip select input.
5	SNGL/CLK	Single-Ended Receiver Input Select/SPI Clock Input. In pin mode (SPI is low), SNGL/CLK selects the mode for the inputs of receivers A,B, and Z. In this mode, drive SNGL/CLK high to enable the receivers for single-ended TTL or HTL operation. Drive SNGL/CLK low for differential (RS-422 or DHTL) operation. See the <i>Truth Tables</i> for more information. In SPI mode (SPI is high), SNGL/CLK is the SPI clock input.
6	TTL/SDI	TTL Mode Select Input/SPI Serial Data Input. In pin mode (SPI is low), enables TTL operation for receivers A, B, and Z. In this mode, drive TTL/SDI high to enable TTL or RS-422 operation. Drive TTL/SDI low to select DHTL or SEHTL operation for those receivers. In SPI mode (SPI is high), TTL/SDI is the serial data input.
7	D2FAULT/ IRQ	Receiver D2 Open-Drain Fault Output/SPI IRQ Output. In pin mode (SPI is low), D2FAULT/IRQ asserts low during a fault condition on the D2 receiver (RxD2). In SPI mode (SPI is high), D2FAULT/IRQ asserts low when a fault bit is set. See the Serial SPI Control section for more information.

### **Pin Description (continued)**

PIN	NAME	FUNCTION
8	ВО	Receiver B Output.
9	В	Non-Inverting RS-422/HTL/TTL Input for Receiver B.
10	B	Inverting Input for Receiver B. $\overline{B}$ is only used when differential mode is enabled.
11	GND	Ground
12	LO2	Receiver DI2 Output.
13	DI2	Digital/TTL Input for DI2 Receiver.
14	DI/TTL2	Digital Input/TTL Select Input for DI2 Receiver. See the <i>Truth Tables</i> for more information. In SPI Mode, the DI mode current sink for the DI2 receiver can only be enabled or disabled using the DI/TTL2 pin. Set DI/TTL2 high to enable the current sink and set DI/TTL2 low to disable the current sink on DI2.
15	Y	Inverting RS-422 Input for Receiver Y. $\overline{Y}$ is used only when differential mode is enabled.
16	DIY	Digital/TTL/Non-inverting RS-422 Input for Receiver Y.
17	YO	Receiver Y Output.
18	DI/TTLY	Digital Input/TTL/RS-422 Select Input for Receiver Y. See the <i>Truth Tables</i> for more information. In SPI Mode, the DI mode current sink for the DIY receiver, when the Y receiver is configured as a DI input, can only be enabled or disabled using the DI/TTLY pin. Set DI/TTLY high to enable the current sink and set DI/TTLY low to disable the current sink on DIY.
19	YFAULT	Open-Drain Fault Output for Receiver Y. \( \overline{YFAULT} \) asserts low during a fault condition on receiver Y. See the Fault Conditions section for more information.
20	ZFAULT	Open-Drain Fault Output for Receiver Z. ZFAULT asserts low during a fault condition on receiver Z. See the Fault Conditions section for more information.
21	BFAULT	Open-Drain Fault Output for Receiver B. BFAULT asserts low during a fault condition on receiver B. See the Fault Conditions section for more information.
22	VL	Logic Interface Supply Input. $V_{\mbox{\footnotesize{CC}}}$ must always be greater than or equal to $V_{\mbox{\footnotesize{L}}}$ .
23	SPI	Serial/Parallel Select Input. Drive SPI low to enable pin-mode operation. Drive SPI high to enable SPI mode operation.
24	ZO	Receiver Z Output.
25	Z	Non-Inverting RS-422/HTL/TTL Input for Receiver Z.
26	Z	Inverting Input for Receiver Z. $\overline{Z}$ is only used when the receiver is configured for differential mode.
27	V <sub>CC</sub>	Supply Input. Bypass $V_{CC}$ to ground through a $0.1\mu F$ capacitor as close to the device as possible. $V_{CC}$ must always be greater than or equal to $V_L$ .
28	LO3	Receiver D3 Output.
29	DI3	Digital/TTL Input for the D3 Receiver.
30	DI/TTL3	Digital Input/TTL Select Input for the D3 Receiver. See the <i>Truth Tables</i> for more information. In SPI Mode, the DI mode current sink for the DI3 receiver can only be enabled or disabled using the DI/TTL3 pin. Set DI/TTL3 high to enable the current sink and set DI/TTL3 low to disable the current sink on DI3.
31	Ā	Inverting Input for Receiver A. $\overline{A}$ is used only when differential mode is enabled.
32	А	Non-inverting RS-422/HTL/TTL Input for Receiver A.
-	EP	Exposed pad. Connect EP to ground. Not intended as the primary ground connection.

### **Truth Tables**

Table 1. RxA, RxB, RxZ and RxY Receiver Settings (Pin-Control Mode)

	INPUTS		RECEIVER OPERATION		
SNGL/CLK	TTL/SDI	DI/TTLY	RxA, RxB, RxZ	RxY	
L	L	L	D-HTL	TTL	
L	L	Н	D-HTL	DI	
L	Н	L	RS-422	RS-422	
L	Н	Н	RS-422	DI	
Н	L	L	SE-HTL	TTL	
Н	L	Н	SE-HTL	DI	
Н	Н	L	TTL	TTL	
Н	Н	Н	TTL	DI	

Table 2. RxD2 Receiver Settings (Pin-Control Mode)

DI/TTL2	RxD2 MODE OF OPERATION
L	TTL
Н	DI

Table 3. RxD3 Receiver Input Settings (Pin-Control Mode)

DI/TTL3	RxD3 MODE OF OPERATION
L	TTL
Н	DI

Table 4. DI Mode Receiver Logic (RxY, RxD2, RxD3)

DIY, DI2, DI3	YO, LO2, LO3	_FAULT
-40V < V <sub>IN</sub> ≤ -18V	L	L
-18V < V <sub>IN</sub> < -15V	L	Indeterminate
-15V < V <sub>IN</sub> < +6V	L	Н
+6V < V <sub>IN</sub> < +8V	Indeterminate	Н
+8V ≤ V <sub>IN</sub> < +40V	Н	Н

**Table 5. Single-Ended TTL Mode Receiver Logic** 

INPUT (A, B, Z, DIY, DI2, DI3)	OUTPUT (AO, BO ZO, YO, LO2, LO3)	_FAULT	FAULT CONDITION
-40V < V <sub>IN</sub> < -18V	L	L	Low Input Fault
-18V < V <sub>IN</sub> < -15V	L	Indeterminate	Indeterminate
-15V < V <sub>IN</sub> < +0.8V	L	Н	No Fault
+0.8V < V <sub>IN</sub> < +2.0V	Indeterminate	Н	No Fault
+2.0V ≤ V <sub>IN</sub> < +15V	Н	Н	No Fault
+15V ≤ V <sub>IN</sub> < +18V	Н	Indeterminate	Indeterminate
+18V ≤ V <sub>IN</sub> < +40V	Н	L	High Input Fault

Table 6. SE-HTL Mode Receiver Logic (RxA, RxB, RxZ)

нітн	INPUT VOLTAGE (A, B, Z)	OUTPUT STATE (AO, BO, ZO)	_FAULT	FAULT CONDITION
L	-40V < V <sub>IN</sub> < -18V	L	L	Low Input Fault
L	-18V < V <sub>IN</sub> < -15V	L	Indeterminate	Indeterminate
L	-15V < V <sub>IN</sub> < +6V	L	Н	No Fault
L	+6V < V <sub>IN</sub> < +8V	Indeterminate	Н	No Fault
L	+8V ≤ V <sub>IN</sub> < +40V	Н	Н	No Fault
Н	-40V < V <sub>IN</sub> < -18V	L	L	Low Input Fault
Н	-18V < V <sub>IN</sub> < -15V	L	Indeterminate	Indeterminate
Н	-15V < V <sub>IN</sub> < +11V	L	Н	No Fault
Н	+11V < V <sub>IN</sub> < +13V	Indeterminate	Н	No Fault
Н	+13V ≤ V <sub>IN</sub> < +40V	Н	Н	No Fault

Table 7. D-HTL Mode Receiver Logic (RxA, RxB, RxZ)

DIFFERENTIAL INPUT VOLTAGE	SINGLE-ENDED INPUT VOLTAGE (A, $\overline{A}$ , B, $\overline{B}$ , Z, $\overline{Z}$ )	OUTPUT STATE (AO, BO, ZO)	_FAULT	FAULT CONDITION
V <sub>ID</sub> > +2V		Н	Н	No Fault
+1.2V < V <sub>ID</sub> < +2V	4014	Н	Indeterminate	Indeterminate
$-0.9V \le V_{\text{ID}} \le +0.9V$	-10V < V <sub>SE</sub>	Indeterminate	L	Low Differential Input Voltage Fault
-2V ≤ V <sub>ID</sub> ≤ -1.2V		L	Indeterminate	Indeterminate
V <sub>ID</sub> ≤ -2V		L	Н	No Fault
X	-18V < V <sub>SE</sub> < -15V	VALID*	Indeterminate	Single-Ended Voltage Fault
X	-40V < V <sub>SE</sub> < -18V	VALID*	L	Single-Ended Voltage Fault

X = Don't care

Table 8. RS-422 Mode Receiver Logic (RxA, RxB, RxZ, RxY)

DIFFERENTIAL INPUT VOLTAGE	SINGLE-ENDED INPUT VOLTAGE (A, $\overline{A}$ , B, $\overline{B}$ , Z, $\overline{Z}$ , Y, $\overline{Y}$ )	OUTPUT STATE (AO, BO, ZO, YO)	FAULT	FAULT CONDITION
V <sub>ID</sub> > +0.45V		Н	Н	No Fault
+0.27V < V <sub>ID</sub> < +0.45V +0.45V		Н	Indeterminate	Indeterminate
$-0.2V \le V_{ D} \le +0.2V$	-20V ≤ V <sub>SE</sub> ≤ +20V	Indeterminate	L	Low Differential Input Voltage Fault
$-0.45V \le V_{ID} \le -0.27V$		L	Indeterminate	Indeterminate
V <sub>ID</sub> ≤ -0.45V		L	Н	No Fault
X	-40V < V <sub>SE</sub> < -18V	VALID*	L	Single-Ended Voltage Fault
X	-18V < V <sub>SE</sub> < -15V	VALID*	Indeterminate	Single-Ended Indeterminate Voltage
X	+15V < V <sub>SE</sub> < +18V	VALID*	Indeterminate	Single-Ended Indeterminate Voltage
X	+18V < V <sub>SE</sub> < +40V	VALID*	L	Single-Ended Voltage Fault

X = Don't care

<sup>\*</sup>Receiver operates normally, although thresholds may deviate from limits in Electrical Characteristics Table

<sup>\*</sup>Receiver operates normally, although thresholds may deviate from limits in Electrical Characteristics Table

#### **Detailed Description**

The MAX14890E is an incremental encoder receiver containing four differential receivers and two single-ended receivers. All four differential receivers support RS-422 and TTL operation. Three of these differential receivers can be configured for differential and single-ended HTL operation. In RS-422 mode, these receivers feature a wide common mode input range of -20V to +20V making it resilient to common mode noise.

The auxiliary IEC 61131-2 Type-1/Type-3 24V digital inputs allow connection of proximity sensors. The digital inputs can be individually configured for TTL operation.

All receiver input signals are fault protected to voltage shorts in the ±40V range. Per channel fault detection provides warning of irregular conditions, like small differential signals, shorts, opens, over- and undervoltages.

#### **SPI or Pin-Control Mode Selection**

The MAX14890E provides a selectable SPI or pin interface to set the input thresholds and functionality of the receivers. Drive SPI high to use the SPI interface. Drive SPI low to use the pin interface.

SPI mode allows for higher flexibility by allowing individual receiver configuration. See the <u>Serial SPI Control</u> section for more information.

#### **TTL Operation**

All 6 of the receivers can be configured for single-ended TTL operation. Complimentary/unused inputs can be left unconnected in all single-ended modes like TTL, DI, and SE-HTL.

In pin-control mode, drive the TTL/SDI and SNGL/CLK inputs high to enable TTL operation on the RxA, RxB, and RxZ receivers. To enable TTL operation on RxY receiver, set DI/TTLY low. To enable TTL operation on the RxD2 or RxD3 receivers, drive the DI/TTL2 or DI/TTL3 inputs low. See the *Truth Tables* section for more information.

In SPI mode, each receiver can be enabled for TTL operation individually. Set the associated \_SNGL and \_TTL bits to enable TTL mode for each receiver. See the <u>Serial SPI</u> Control section for more information.

#### **Single-Ended HTL Operation (SE-HTL)**

The RxA, RxB, and RxZ receivers can be configured for single-ended HTL operation. Complimentary/unused inputs can be left unconnected in all single-ended modes (TTL, DI, and SE-HTL).

In pin-control mode, drive the TTL/SDI input low and the SNGL/CLK input high to enable SE-HTL mode on the RxA, RxB, and RxZ receivers.

In SPI mode, each of the RxA, RxB, and RxZ receivers can be individually enabled for SE-HTL functionality. See the *Serial SPI Control* section for more information.

#### Differential HTL (D-HTL) Operation

The RxA, RxB, and RxZ receivers can be configured for D-HTL operation. Input signals up to ±40V can be accepted in D-HTL mode.

In pin-control mode, set the SNGL/CLK and TTL/SDI inputs low to enable D-HTL functionality for the RxA, RxB, and RxZ receivers. See the <u>Truth Tables</u> section for more information.

In SPI mode, each of the RxA, RxB, and RxZ receivers can be individually enabled for D-HTL functionality. See the *Serial SPI Control* section for more information.

#### **RS-422 Operation**

The RxA, RxB, RxZ, and RxY receivers can be configured for RS-422 operation. These receivers include a wide common-mode input range (-20V to +20V) in this mode.

In pin-control mode, set the SNGL/CLK input low and the TTL/SDI input high to enable RS-422 functionality for the RxA, RxB, RxZ, and RxY receivers. See the <u>Truth Tables</u> section for more information.

In SPI mode, each receiver can be individually enabled for RS-422 functionality. See the <u>Serial SPI Control</u> section for more information.

#### **Equivalent Input Circuit**

In RS-422, TTL, SE-HTL, and D-HTL modes, the inputs pins have the equivalent circuit shown in Figure 5. When the RxA, RxB, RxZ, and/or RxY inputs are configured for TTL mode and are open/not connected, the input is pulled up to 2.64V (typ), resulting in a logic high on the receiver output.

RxD2 and RxD3 have high impedance inputs in TTL mode (Figure 6). Leaving DI2 or DI3 unconnected in this mode will result in an unknown logic state on the receiver output .

#### **Detecting Faults**

Signal integrity from the encoder is essential for reliable system operation. Degraded signals could cause problems ranging from simple miscounts to loss of position. The MAX14890E detects common RS-422/HTL/TTL/DI faults. These faults include low differential input signals,

open-wire, short-circuits and input voltages that are outside normal operating voltage ranges (below -18V and above +18V). See the *Truth Tables* for more information.

#### **Detecting Small Differential Signals**

In RS-422 and differential HTL (D-HTL) modes, the receivers detect small DC and AC signals. Small DC signals can occur due to open wires or shorts, both of which are explained in the following sections. Small differential AC signals can result due to cable attenuation of long or inadequate cables, or due to poor wiring.

# Detecting Short Circuit and Open-Circuit Faults (RS-422 and D-HTL Operation)

The MAX14890E receivers detect short circuits on the inputs in RS-422 and D-HTL modes. When the A and  $\overline{A}$  inputs are shorted together, the differential input voltage is 0V, generating a low differential input voltage fault (Figure 7). Open-circuit detection is similar to detecting a short-circuit condition and relies on the differential termination resistor across the receiver inputs. When an input is open, the termination resistor pulls the non-inverting and inverting inputs to the same voltage, generating a fault condition.




Figure 5. Equivalent Input Circuit for TTL, RS-422, SE-HTL and D-HTL Modes (RxA, RxB, RxZ, RxY)




Figure 6. Equivalent Input Circuit for RxD2 and RxD3 in TTL Mode




Figure 7. Short Circuit Detection

The FAULT output asserts when either a short-circuit or open-circuit conditions is detected.

#### Thermal Shutdown

The MAX14890E enters thermal shutdown when the chip temperature rises to above 160°C (typ). Receiver outputs are undefined and the <u>FAULT</u> outputs are off when the device is in thermal shutdown.

#### Serial SPI Control

#### **SPI Interface**

The MAX14890E can be configured and monitored through an SPI interface. The SPI interface allows for greater flexibility for independent receiver mode configuration.

Drive the SPI input high to enable SPI functionality. The AFAULT, BFAULT, ZFAULT, YFAULT and receiver outputs (AO, BO, ZO, YO, LO2 and LO3) are operational in SPI mode. All configuration bits are 0 (default) when SPI is pulled high, setting RxA, RxB, and RxZ in D-HTL mode, RxY in RS-422 mode, and RxD2 and RxD3 in TTL mode. After SPI is pulled high, all D3FAULT/SDO data is 0s during the first SPI cycle.

The MAX14890E samples the TTL/SDI input on the rising edge of the SNGL/CLK signal, while D3FAULT/SDO is generated on the falling edge of the SNGL/CLK.

The HITH/CS SPI chip select input signal features a glitch filter that improves robustness against EMI, requiring a longer setup time.

The MAX14890E must receive at least 16 clock pulses on SNGL/CLK between the HITH/CS falling edge and the HITH/CS rising edge (SPI command transfer). If less than 16 pulses are received, the device ignores the TTL/SDI data received. If more than 16 pulses are received, only the last 16 bits of data before HITH/CS rises are utilized. Figure 8 shows a standard SPI cycle.




Figure 8. Standard SPI Cycle

The 16 bits of  $\overline{D3FAULT}/SDO$  data generated by the MAX14890E depend on the previously received SPI command. If more than 16 SNGL/CLK cycles are present during an SPI cycle,  $\overline{D3FAULT}/SDO$  will output the data received on TTL/SDI with a 16 bit latency, allowing for daisy-chain transfers.

#### **Register Functionality**

Three command bits (CMD[2:0]) and 13 mode selection bits control the individual receiver input thresholds and output behavior on the MAX14890E in SPI mode. Table 10 shows the functionality of the CMD[2:0] bits.

# Change Configuration with Detailed Fault Readback Command (CMD[2:0] = 101)

Write 101 to bits CMD[2:0] to enable configuring the individual receivers through the SPI interface (Figure 9). Bit settings are equivalent to the hardware inputs, HITH/CS,

TTL/SDI, SNGL/CLK, and DI. See Tables 11-14 for more information.

The HITH bit enables/disables the single-ended HTL thresholds for all receivers set in HTL mode.

See the <u>Fault Filtering</u> section for more information on the FLTR bit.

The detailed fault readback consists of 16 D3FAULT/SDO bits. The ADFLT, BDFLT, ZDFLT, YDFLT bits are set when a differential fault error occurs for each receiver. The AFLT, AFLT, BFLT, BFLT, ZFLT, ZFLT, YFLT, DIYFLT, D2LFLT, D2HFLT, D3LFLT, D3HFLT bits are set when a single-ended voltage fault occurs for each input. See Table 15.

**Table 10. SPI Command Bit Settings** 

· · · · · · · · · · · · · · · · · · ·					
CMD2	CMD1	CMD0	CHANGES CONFIGURATION?	FUNCTION	
1	0	1	YES	Change configuration. New configuration is set by bits DI[13:0]. Read detailed fault status is the next SPI cycle.  See the Change Configuration with Detailed Fault Readback Command section for more information.	
0	1	0	NO	Read current fault output and receiver outputs in next SPI cycle. See the Fault and Receiver Status Command section for more information.	
1	1	1	NO	Read current configuration in next SPI cycle. Do not change configuration.  See the Readback Current Receiver Command section for more information.	
000, 0	001, 011, 10	00,110	NO	Read detailed fault status in next SPI cycle. Do not change configuration. See the <i>Detailed Fault Readback</i> section for more information.	




Figure 9. Change Configuration with Detailed Fault Readback SPI Command

# Fault and Receiver Status Command (CMD[2:0] = 010)

Write 010 to bits CMD[2:0] to read the fault and receiver output status (Figure 10). The fault and receiver status is latched at the high-to-low transition on HITH/CS of the following SPI cycle and is output on that SPI cycle. The

\_FAULT bits are set when a differential or single-ended fault occurs on a receiver. See the <u>Fault Diagnostics</u> section for more information.




Figure 10. Current Fault and Receiver Status Readback SPI Command

# Readback Current Receiver Command (CMD[2:0] = 111)

Write 111 to bits CMD[2:0] to read the current receiver configuration (Figure 11). See <u>Table 11</u> thru <u>Table 14</u> for more information.

#### **Fault Filtering**

In SPI mode, the interrupt output (D3FAULT/IRQ) asserts when a fault is detected on any receiver. D3FAULT/IRQ

and the receiver's FAULT output assert 1ms (typ) after the fault is detected.

The 1ms filter is always active for single-ended faults, but can be enabled or disabled for differential faults. Set the global configuration filter bit, FLTR, to 1 to enable the fault filter for differential ( DFLT) faults.

Set FLTR = 0 to disable the filter.  $\overline{D3FAULT/IRQ}$  and  $\overline{FAULT}$  assert 10µs (typ) after the fault is detected when the filter is disabled.




Figure 11. Receiver Configuration Readback SPI Command

Table 11. SPI Mode RxA, RxB Selection Bits

_SNGL	_TTL	RxA, RxB RECEIVER OPERATION
0	0	D-HTL
0	1	RS-422
1	0	SE-HTL
1	1	TTL

#### **Table 12. SPI Mode RxZ Selection Bits**

ZTTL	ZSNGL	ZDI	RxZ RECEIVER OPERATION
0	0	0	D-HTL
0	1	0	SE-HTL
1	0	0	RS-422
1	1	0	TTL
Х	Х	1	DI

X = Don't care

Table 13. SPI Mode RxY Selection Bits

YTTL	YSNGL	RxY RECEIVER OPERATION
0	0	RS-422
0	1	DI
1	0	RS-422
1	1	TTL

# Table 14. SPI Mode RxD2, RxD3 Selection Bits

D_DI	RxD2, RxD3 RECEIVER OPERATION
0	TTL
1	DI

#### **Fault Diagnostics**

In SPI mode, the interrupt output (D3FAULT/IRQ) and associated FAULT output asserts when a fault is detected on any receiver. FAULT deasserts when the fault is removed, but D3FAULT/IRQ remains latched until the fault status is read through the SPI interface.

If the fault is not cleared,  $\overline{\text{D3FAULT/IRQ}}$  deasserts after the SPI read command, but the associated fault bit and  $\overline{\text{FAULT}}$  output remain asserted.

### **Applications Information**

#### **Cable Termination**

Transmission line termination is required for RS-422, HTL, and TTL high-speed signals on long cables. For RS-422 and TTL signal levels,  $120\Omega$  termination is commonly used to match the characteristic impedance of the cable. For HTL signals,  $270\Omega/100pF$  AC-termination with a series RC can be applied to reduce power dissipation.

<u>Figure 12</u> shows a sample circuit of a termination scheme to suit all of these operating modes. The  $270\Omega$  termination can be permanently left in for all operating modes. For high-speed RS-422 and TTL signals, the cable should be terminated by its characteristic impedance to reduce reflections. This can be done by switching in the parallel resistor in these modes using a beyond-the-rails switch like the MAX14777.

#### **Surge Protection**

The A,  $\overline{A}$ , B,  $\overline{B}$ , Z,  $\overline{Z}$ , DIY,  $\overline{Y}$ , DI2, and DI3 inputs are IEC61000-4-2 ESD protected against  $\pm 7 \text{kV}$  air gap and  $\pm 10 \text{kV}$  contact discharge strikes. For surge protection, an external voltage limiting element, like a TVS diode, is required. Select a diode with peak clamping voltage under 55V. Examples of suitable TVS diodes to protect against  $\pm 1 \text{kV}/42\Omega$ ,  $8 \mu \text{s}/20 \mu \text{s}$  surges are the SMAJ30CA and PDFN3-32.




Figure 12. Sample Termination Scheme for HTL, RS-422, and TTL modes  $\,$ 

**Table 15. Detailed Fault Readback Bit Status** 

BIT	NAME	DESCRIPTION	
15	ĀFLT	0 = No fault asserted. 1 = Single-ended fault on $\overline{A}$ detected by the RxA receiver.	
14	AFLT	0 = No fault asserted. 1 = Single-ended fault on A detected by the RxA receiver.	
13	ADFLT	0 = No fault asserted. 1 = Differential fault detected on RxA.	
12	BFLT	0 = No fault asserted. 1 = Single-ended fault on $\overline{B}$ detected by the RxB receiver.	
11	BFLT	0 = No fault asserted. 1 = Single-ended fault on B detected by the RxB receiver.	
10	BDFLT	0 = No fault asserted. 1 = Differential fault detected on RxB.	
9	ZFLT	0 = No fault asserted. 1 = Single-ended fault on $\overline{Z}$ detected by the RxZ receiver.	
8	ZFLT	0 = No fault asserted. 1 = Single-ended fault on Z detected by the RxZ receiver.	
7	ZDFLT	0 = No fault asserted. 1 = Differential fault detected on RxZ.	
6	YFLT	0 = No fault asserted. 1 = Single-ended fault on $\overline{Y}$ detected by the RxY receiver.	
5	DIYFLT	0 = No fault asserted. 1 = Single-ended fault on DIY detected by the RxY receiver.	
4	YDFLT	0 = No fault asserted. 1 = Differential fault detected on RxY.	
3	D2LFLT	0 = No fault asserted. 1 = Single-ended low-voltage fault on DI2 detected by the RxD2 receiver.	
2	D2HFLT	0 = No fault asserted. 1 = Single-ended high-voltage fault on DI2 detected by the RxD2 receiver. Only in TTL mode.	
1	D3LFLT	0 = No fault asserted. 1 = Single-ended low-voltage fault on DI3 detected by the RxD3 receiver.	
0	D3HFLT	0 = No fault asserted. 1 = Single-ended high-voltage fault on DI3 detected by the RxD3 receiver. Only in TTL mode.	




Figure 13. Encoder Circuit with Differential HTL (D-HTL) Signals and DI Alarm Signal




Figure 14. Encoder Circuit with Single-Ended HTL (SE-HTL) Signals and DI Alarm Signal





Figure 15. Encoder Circuit with TTL Signals and DI Alarm Signal

### **Functional Diagram**



### **Ordering Information**

PART	TEMP RANGE	PIN PACKAGE
MAX14890EATJ+	-40°C to +125°C	32 TQFN *EP
MAX14890EATJ+T	-40°C to +125°C	32 TQFN *EP

<sup>+</sup>Denotes a lead(Pb)-free/RoHS-compliant package.

### **Chip Information**

PROCESS: BICMOS

T = Tape and reel.

<sup>\*</sup>EP = Exposed pad.

### MAX14890E

### Incremental Encoder Interface for RS-422, HTL, and TTL with Digital Inputs

### **Revision History**

REVISION NUMBER	REVISION DATE	DESCRIPTION	PAGES CHANGED
0	3/15	Initial release	_
1	11/19	Added the Surge Protection section	24
2	5/20	Updated the Benefits and Features, Switching Characteristics, and Pin Description sections	1, 5–6, 14

For pricing, delivery, and ordering information, please visit Maxim Integrated's online storefront at https://www.maximintegrated.com/en/storefront/storefront.html.

Maxim Integrated cannot assume responsibility for use of any circuitry other than circuitry entirely embodied in a Maxim Integrated product. No circuit patent licenses are implied. Maxim Integrated reserves the right to change the circuitry and specifications without notice at any time. The parametric values (min and max limits) shown in the Electrical Characteristics table are guaranteed. Other parametric values quoted in this data sheet are provided for guidance.