Integrated 4V-60V, 150mA, High-Efficiency, Synchronous Step-Down DC-DC Converter with 50mA Linear Regulator

General Description

The Himalaya series of voltage regulator ICs, power modules, and chargers enable cooler, smaller, and simpler power-supply solutions. MAX17670, MAX17671, and MAX17672 are dual-output regulators integrating a 4V to 60V, 150mA high-voltage, high-efficiency, Himalaya synchronous step-down converter with internal MOSFETs and a high-PSRR, low-noise, 2.35V to 5.5V, 50mA linear regulator. The MAX17670 and MAX17671 provide fixed step-down converter output voltages of 3.3V and 5V, respectively. The output voltage of the MAX17672 step-down converter is adjustable (0.8V up to 90% of $\rm V_{IN}$). 3.3V (MAX17671 and MAX17672 only), 3.0V, 2.5V, 1.8V, 1.5V, and 1.2V linear regulator output voltage options are supported. See the $\it Ordering\ Information\ for\ details$.

The feedback-voltage regulation accuracy over -40°C to +125°C temperature range for the linear regulator is ±1.3% and for the step-down converter is ±2%. The devices are available in a compact 10-pin (3mm x 3mm) TDFN package. Simulation models are available.

Applications


- Industrial Sensors and Process Control
- High-Voltage Linear Regulator Replacement
- Battery-Powered Equipment
- HVAC and Building Control

Ordering Information appears at end of data sheet.

Benefits and Features

- Reduces External Components and Total Cost
 - No Schottky–Synchronous Operation
 - · Internal Compensation
 - Built-In Soft-Start
 - · All-Ceramic Capacitors, Compact Layout
 - Protection against Inductive Short at Step-Down Converter Output
- Reduces Number of DC-DC Regulators to Stock
 - Wide 4V to 60V Input Range for the Step-Down Converter Regulator
 - Up to 98% Duty-Cycle Step-Down Operation
 - 200kHz to 2.2MHz Adjustable Switching Frequency with External Synchronization for Step-down Converter
 - 2.35V to 5.5V, Input Range for the Linear Regulator
 - Linear Regulator with up to 50mA Load Current Capability
- Reduces Power Dissipation
 - 50µA No-Load Supply Current
 - PFM Enables Enhanced Light-Load Efficiency
 - 2.5µA Shutdown Current
 - · Bootstrap Bias Input for Improved Efficiency
- Reliable Operation in Adverse Environments
 - Peak Current-Limit Protection
 - Built-In Output-Voltage Monitoring with RESET
 - · Resistor Programmable EN/UVLO Threshold
 - · Monotonic Startup into Prebiased Load
 - Overtemperature Protection
 - High Industrial -40°C to +125°C Ambient Operating Temperature Range / -40°C to +150°C Junction Temperature Range

Simplified Application Circuit





Integrated 4V-60V, 150mA, High-Efficiency, Synchronous Step-Down DC-DC Converter with 50mA Linear Regulator

Absolute Maximum Ratings

IN to GND0.3V to +70\	Linear Regulator and Step-Down Converter
LX, EN/UVLO to GND0.3V to IN + 0.3V	Output Short-Circuit Duration
RT, OUTL, MODE/SYNC, RESET to GND0.3V to +6V	Continuous Power Dissipation
INL to GND5.5V to lower of (V _{IN} + 0.6V) or +6V	(T _A = +70°C, derate 24.4mW/°C above +70°C.)1952mW
FBBUCK to GND (MAX17670, MAX17671)5.5V to +6\	Operating Temperature Range (Note 1)40°C to +125°C
FBBUCK to GND (MAX17672)0.3V to +6\	Junction Temperature40°C to +150°C
INL to FBBUCK5V to +6\	Storage Temperature Range65°C to +150°C
	Lead Temperature (soldering, 10s)+300°C

Stresses beyond those listed under "Absolute Maximum Ratings" may cause permanent damage to the device. These are stress ratings only, and functional operation of the device at these or any other conditions beyond those indicated in the operational sections of the specifications is not implied. Exposure to absolute maximum rating conditions for extended periods may affect device reliability.

Note 1: Junction temperature greater than +125°C degrades operating lifetimes.

Package Information

PACKAGE TYPE: 10-PIN TDFN				
Package Code	T1033+1C			
Outline Number	21-0137			
Land Pattern Number	90-0003			
THERMAL RESISTANCE, FOUR-LAYER BOARD:				
Junction to Ambient (θ _{JA})	41°C/W			
Junction to Case (θ _{JC})	9°C/W			

For the latest package outline information and land patterns (footprints), go to www.maximintegrated.com/packages. Note that a "+", "#", or "-" in the package code indicates RoHS status only. Package drawings may show a different suffix character, but the drawing pertains to the package regardless of RoHS status.

Package thermal resistances were obtained using the method described in JEDEC specification JESD51-7, using a four-layer board. For detailed information on package thermal considerations, refer to www.maximintegrated.com/thermal-tutorial.

Integrated 4V-60V, 150mA, High-Efficiency, Synchronous Step-Down DC-DC Converter with 50mA Linear Regulator

Electrical Characteristics

 $(V_{IN} = V_{EN/UVLO} = 24V, V_{INL} = 5V, V_{FBBUCK} = 1.05 \text{ x } V_{FBBUCK-REG}, C_{OUTL} = 2.2 \mu\text{F to GND}, V_{GND} = 0V, RT = LX = MODE/SYNC = RESET = unconnected, T_A = -40 °C to +125 °C, unless otherwise noted. Typical values are at T_A = +25 °C. All voltages are referenced to GND, unless otherwise noted.) (Note 2)$

PARAMETER	SYMBOL	CONDITIONS	MIN	TYP	MAX	UNITS
INPUT SUPPLY (IN)						
Input-Voltage Range	V _{IN}		4		60	V
Input-Shutdown Current	I _{IN-SH}	V _{EN/UVLO} = 0V, T _A = +25°C		2.5	4.5	μA
	I _{Q-PFM}			70		
Input-Quiescent Current	Current	V _{FBBUCK} = 0.95 x V _{FBBUCK-REG} , Normal switching mode, V _{INL} = 0V		1336		μΑ
	I _{Q-PWM}	V _{FBBUCK} = 0.95 x V _{FBBUCK-REG} , Normal switching mode, V _{INL} = 5V		1000		
ENABLE/UVLO (EN/UVLO)						
TN/IN/I O Throohold	V _{ENR}	V _{EN/UVLO} rising	1.19	1.215	1.24	V
EN/UVLO Threshold	V _{ENF}	V _{EN/UVLO} falling	1.068	1.09	1.112	V
EN/UVLO Input-Leakage Current	I _{ENLKG}	V _{EN/UVLO} = 1.3V, T _A = 25°C	-100		100	nA
EXTERNAL BIAS (INL)						
INL Switch Over Voltage	V _{INL_TH}	INL rising	2.725	3	3.21	V
INL Switch Over Hysteresis	V _{INL_HYS}			0.17		V
INL Operating Voltage Range			3.21		5.5	V
HIGH-SIDE MOSFET AND LOW-S	IDE MOSFET	DRIVER				
High-Side pMOS On-Resistance	R _{DS-ONH}	I _{LX} = 0.1A (Sourcing)		2.7	5.1	Ω
Low-Side nMOS On-Resistance	R _{DS-ONL}	I _{LX} = 0.1A (Sinking)		1.33	2.7	Ω
LX-Leakage Current	I _{LX_LKG}	$V_{EN} = 0V$, $V_{LX} = (V_{GND} + 1V)$ to $(V_{IN} - 1V)$, $T_A = 25$ °C	-1		+1	μA
SOFT-START						
Soft-Start Time	t _{SS1}		4.4	5.1	5.8	ms
STEP-DOWN CONVERTER FEE	DBACK (FBBL	JCK)				
		MODE/SYNC = GND, MAX17670	3.216	3.3	3.365	
		MODE/SYNC = unconnected, MAX17670	3.216	3.35	3.425	
EDDLICK Bogulotion Voltage	V _{FBBUCK} -	MODE/SYNC = GND, MAX17671	4.887	5	5.087	
FBBUCK Regulation Voltage	REG	MODE/SYNC = unconnected, MAX17671	4.887	5.075	5.188	V
		MODE/SYNC = GND, MAX17672	0.782	0.8	0.814	
		MODE/SYNC = unconnected, MAX17672	0.782	0.812	0.830	
EDDITOR In and Dine Comment		MAX17670, MAX17671		10		μA
FBBUCK Input-Bias Current	IFBBUCK	MAX17672	-100		100	nA

Integrated 4V-60V, 150mA, High-Efficiency, Synchronous Step-Down DC-DC Converter with 50mA Linear Regulator

Electrical Characteristics (continued)

 $(V_{IN} = V_{EN/UVLO} = 24V, V_{INL} = 5V, V_{FBBUCK} = 1.05 \text{ x } V_{FBBUCK-REG}, C_{OUTL} = 2.2 \mu\text{F to GND}, V_{GND} = 0V, RT = LX = MODE/SYNC = RESET = unconnected, T_A = -40 °C to +125 °C, unless otherwise noted. Typical values are at T_A = +25 °C. All voltages are referenced to GND, unless otherwise noted.) (Note 2)$

PARAMETER	SYMBOL	CONDITIONS	MIN	TYP	MAX	UNITS
CURRENT LIMIT						
Peak Current-Limit Threshold	I _{PEAK-LIMIT}		245	295	345	mA
		MODE/SYNC = GND	65	105	145	
Sink Current-Limit Threshold	ISINK-LIMIT			1		mA
PFM Current-Limit Threshold	I _{PFM}		55	92	120	mA
OSCILLATOR (RT)						
Switching Frequency Accuracy		f _{SW} = 200kHz to 2.2MHz	-11		+11	%
Switching Frequency	f _{SW}		536	610	680	
Switching Frequency Adjustable Range		See the Switching Frequency (RT) section for details	200		2200	kHz
TIMING	•		'			
Minimum On-Time	t _{ON_MIN}			75	128	ns
Minimum Off-Time	t _{OFF_MIN}		40	55	75	ns
Minimum Off-Time during SYNC Mode of Operation	t _{OFF} _ MIN(SYNC)		48	75	100	ns
HICCUP Timeout				51		ms
MODE/SYNC	,		· ·			,
MODE/SYNC Internal	_	Mode = PFM		32		
Pullup Resistor	R _{MODE}	Mode = PWM		1100		kΩ
SYNC Input Frequency			1.1 x f _{SW}		1.4 x f _{SW}	
Minimum SYNC Pulse Width			100			ns
0)410 T	V _{IH}		2.1			T
SYNC Threshold	V _{IL}				0.8	V
RESET	•		'			
RESET Output-Level Low		I _{RESET} = 10mA			400	mV
RESET Output-Leakage Current		T _A = +25°C, V _{RESET} = 5.5V	-100		100	nA
FBBUCK Threshold for RESET Rising	V _{FBBUCKR}	FBBUCK rising (Note 3)	92	95	98	
FBBUCK Threshold for RESET Falling	V _{FBBUCKF}	FBBUCK falling (Note 3)	89	92	95	%
OUTL Threshold for RESET Rising	Voutlr	OUTL rising (Note 3)	91.5	94.5	97.5	70
OUTL Threshold for RESET Falling	V _{OUTLF}	OUTL falling (Note 3)	88	91	94	

Integrated 4V-60V, 150mA, High-Efficiency, Synchronous Step-Down DC-DC Converter with 50mA Linear Regulator

Electrical Characteristics (continued)

 $(V_{IN} = V_{EN/UVLO} = 24V, V_{INL} = 5V, V_{FBBUCK} = 1.05 \text{ x } V_{FBBUCK-REG}, C_{OUTL} = 2.2 \mu\text{F to GND}, V_{GND} = 0V, RT = LX = MODE/SYNC = RESET = unconnected, T_A = -40 °C to +125 °C, unless otherwise noted. Typical values are at T_A = +25 °C. All voltages are referenced to GND, unless otherwise noted.) (Note 2)$

PARAMETER	SYMBOL	CONDITIONS	MIN	TYP	MAX	UNITS	
RESET Delay after FBBUCK and V _{OUTL} Reach 95% Regulation	t _D	See <u>Reset Output (RESET)</u> section for details		2.1		ms	
LINEAR REGULATOR INPUT SU	PPLY (INL)						
Linear Regulator Input-Voltage Range	V _{INL}		2.35		5.5	V	
Linear Regulator Input-Quiescent	l	I _{OUTL} = 0A, V _{INL} = 5, V _{FFBUCK} = 0.95 × V _{FFBUCK-REG} , Normal Switching mode.		710			
Current	I _{INL}	I _{OUTL} = 0A, V _{INL} = 2.5		35		μA	
Linear Regulator UVLO	V _{INL_UVLO}		2.11	2.18	2.25	V	
Linear Regulator UVLO Hysteresis	V _{INL} _ UVLO(HYS)			50		mV	
LINEAR REGULATOR OUTPUT	VOLTAGE (OU	TL)					
OUT Acquired		V _{INL} = 2.8V, I _{OUTL} = 10mA, V _{OUTL} = 1.2V, 1.5V, 1.8V	-1.5		+1.5	%	
OUTL Accuracy		V _{INL} = V _{OUTL} + 0.8V, I _{OUTL} = 10mA, V _{OUTL} = 2.5V, 3.0V, 3.3V	-1.33		+1.33	, % 	
Load Regulation		0.1mA < I _{OUTL} < 50mA. V _{INL} = 2.8V for V _{OUTL} = 1.2V, 1.5V, 1.8V; V _{INL} = V _{OUTL} +0.8V for V _{OUTL} = 2.5V, 3.0V, 3.3V		0.5	0.9	%	
Dropout Voltage	V _{DO}	V _{INL} = V _{OUTL} , I _{OUTL} = 50mA (Note 4)		200	400	mV	
Linear Regulator Current Limit	I _{LDO_LIM}	V _{OUTL} = 70% of nominal value, V _{INL} = V _{OUTL} + 2V	55	84		mA	
Soft-Start Time	t _{SS2}			1.1		ms	
THERMAL SHUTDOWN							
Thermal-Shutdown Threshold		Temperature rising		160		°C	
Thermal-Shutdown Hysteresis				20		°C	


Note 2: All the Electrical Specifications are 100% production tested at $T_A = +25$ °C. Specifications over the operating temperature range are guaranteed by design and characterization.

Note 3: Specifications are in respect to regulation voltage.

Note 4: Applicable for linear regulators with nominal output voltages of 2.5V, 3.0V, and 3.3V.


Typical Operating Characteristics


 $(V_{IN} = 24V, V_{GND} = 0V, T_A = -40^{\circ}C$ to +125°C, unless otherwise noted. Typical values are at $T_A = +25^{\circ}C$. All voltages are referenced to GND, unless otherwise noted.)





Typical Operating Characteristics (continued)


 $(V_{IN} = 24V, V_{GND} = 0V, T_A = -40^{\circ}C$ to +125°C, unless otherwise noted. Typical values are at $T_A = +25^{\circ}C$. All voltages are referenced to GND, unless otherwise noted.)
























Typical Operating Characteristics (continued)


 $(V_{IN} = 24V, V_{GND} = 0V, T_A = -40$ °C to +125°C, unless otherwise noted. Typical values are at $T_A = +25$ °C. All voltages are referenced to GND, unless otherwise noted.)






















Typical Operating Characteristics (continued)


 $(V_{IN} = 24V, V_{GND} = 0V, T_A = -40^{\circ}C$ to +125°C, unless otherwise noted. Typical values are at $T_A = +25^{\circ}C$. All voltages are referenced to GND, unless otherwise noted.)




Typical Operating Characteristics (continued)


 $(V_{IN} = 24V, V_{GND} = 0V, T_A = -40$ °C to +125°C, unless otherwise noted. Typical values are at $T_A = +25$ °C. All voltages are referenced to GND, unless otherwise noted.)









MAX17672C, 5V OUTPUT LOAD TRANSIENT BETWEEN 100mA AND 150mA FIGURE 8 CIRCUIT









CONDITIONS: PFM MODE, f_{SW} = 600kHz

MAX17671F, 5V OUTPUT STEADY STATE AT 150mA LOAD





MAX17671F, 5V OUTPUT STEADY STATE AT 0mA LOAD FIGURE 6 CIRCUIT




Typical Operating Characteristics (continued)

 $(V_{IN} = 24V, V_{GND} = 0V, T_A = -40^{\circ}C$ to +125°C, unless otherwise noted. Typical values are at $T_A = +25^{\circ}C$. All voltages are referenced to GND, unless otherwise noted.)









MAX17671F, 5V OUTPUT SOFT-START WITH PREBIAS VOLTAGE OF 2.5V FIGURE 6 CIRCUIT 5V/div 2V/div V_{RESET} 5V/div 1ms/div

CONDITIONS: PWM MODE, f_{SW} = 600kHz, $1k\Omega$ RESISTIVE LOAD, RESET IS PULLED UP TO V_{OUT} WITH A $10k\Omega$ RESISTOR




CONDITIONS: PWM MODE, f_{SW} = 600kHz, 22 Ω RESISTIVE LOAD, RESET IS PULLED UP TO V_{OUT} WITH A $10k\Omega$ RESISTOR





MAX17671F, 5V OUTPUT EXTERNAL CLOCK SYNCHRONIZATION WITH 840kHz, FIGURE 6 CIRCUIT 5V/div 50mV/div 20V/div 200mA/div 10µs/div CONDITIONS: f_{SW} = 600kHz, 150mA LOAD


Typical Operating Characteristics (continued)


 $(V_{IN} = 24V, V_{GND} = 0V, T_A = -40$ °C to +125°C, unless otherwise noted. Typical values are at $T_A = +25$ °C. All voltages are referenced to GND, unless otherwise noted.)


























Typical Operating Characteristics (continued)

 $(V_{IN} = 24V, V_{GND} = 0V, T_A = -40$ °C to +125°C, unless otherwise noted. Typical values are at $T_A = +25$ °C. All voltages are referenced to GND, unless otherwise noted.)








Integrated 4V-60V, 150mA, High-Efficiency, Synchronous Step-Down DC-DC Converter with 50mA Linear Regulator

Pin Configuration




Pin Description

PIN	NAME	FUNCTION
1	IN	Power Supply Input of the Step-Down Converter. Decouple the IN pin to GND with an X7R 1µF ceramic capacitor.
2	EN/ UVLO	Enable/Undervoltage Lockout Input. Drive EN/UVLO high to enable the output voltage. Connect to the midpoint of a resistor divider from IN to GND to set the input voltage at which the device turns ON. The allowed minimum turn ON input voltage is 4V. Pull low to GND for disabling the device. See <u>Setting the Input Undervoltage-Lockout Level</u> section for more details.
3	RT	Programmable Switching Frequency Input. Connect a resistor from RT to GND to program the switching frequency from 200kHz to 2.2MHz. Leave the RT pin unconnected for a default 600kHz switching frequency. See the Switching Frequency (RT) section for details.
4	FBBUCK	Step-down Converter Feedback Input. For MAX17670 and MAX17671, connect FBBUCK directly to the output node of the step-down converter. For the MAX17672, connect FBBUCK to a resistor-divider between the regulated buck-voltage node and GND. See the <u>Adjusting the Output Voltage</u> section for details.
5	OUTL	Linear Regulator Output Pin. Connect at least 2.2µF, 0603 capacitor across OUTL and GND.
6	INL	Linear Regulator Power-Supply Input. Connect this pin to the Step-down converter's output capacitor for output voltages up to 5.5V. Otherwise, the INL pin should be grounded. INL also acts as a bootstrap input to power up internal blocks for improved efficiency. INL switchover occurs only for INL voltages between 3.3V and 5.5V. See the <u>Linear Regulator Power-Supply Input (INL)</u> section for details.
7	RESET	Open-Drain Reset Output. Pull up RESET to an external power supply with a resistor. The RESET pin is driven low if either FBBUCK voltage or OUTL voltage drops below 92% of their set value and also when EN/UVLO voltage falls below its threshold value. RESET goes high 2.1ms after FBBUCK and OUTL voltages rise above 95% of their set value if INL is above V _{INL_UVLO} . Else, RESET considers only FBBUCK voltage for its high impedance state.
8	MODE/ SYNC	Mode Selection and External Clock Synchronization Input. Connect the MODE/SYNC pin to the GND pin to enable the fixed-frequency PWM operation. Leave MODE/SYNC unconnected for PFM operation. An external clock can be applied to the MODE/SYNC pin to synchronize the internal clock to the external clock. See the Mode Selection and External Synchronization (MODE/SYNC) section for details.
9	GND	Ground. Connect GND to the power ground plane. Connect all the circuit ground connections together at a single point. See the <i>PCB Layout Guidelines Layout Guidelines</i> section.

Pin Description (continued)

PIN	NAME	FUNCTION
10	LX	Switching Node of the Step-Down Converter. Connect LX to the switching side of the inductor. LX is high impedance when the device is shut down.
_	EP	Exposed Pad. Always connect EP to the GND pin of the IC. Also, connect EP to a large GND plane with several thermal vias for best thermal performance. Refer to the MAX17670, MAX17671, and MAX17672 EV kit datasheet for an example of the correct method for EP connection and thermal vias.

Functional Diagrams



Integrated 4V-60V, 150mA, High-Efficiency, Synchronous Step-Down DC-DC Converter with 50mA Linear Regulator

Detailed Description

MAX17670, MAX17671, and MAX17672 are dual-output regulators integrating a 4V to 60V, 150mA high voltage, high efficiency, Himalaya synchronous step-down converter with internal MOSFETs and a high PSRR, low noise, 2.35V to 5.5V, 50mA linear regulator. MAX17670 and MAX17671 are the fixed 3.3V and 5V step-down converter output voltage devices, respectively. MAX17672 is the adjustable step-down converter output voltage (0.8V to 90%V_{IN}) device. All three devices feature internal compensation. The feedback-voltage regulation accuracy over -40°C to +125°C temperature range for the linear regulator is $\pm 1.3\%$ for 3.3V, 3.0V, 2.5V linear regulator outputs; $\pm 1.5\%$ for 1.8V, 1.5V, 1.2V linear regulator outputs; and, $\pm 2\%$ for the step-down converter.

The step-down converter uses an internally compensated, peak-current mode control architecture. On the rising edge of the internal clock, the high-side p-MOSFET turns on. An internal error amplifier compares the feedback voltage to a fixed internal reference voltage and generates an error voltage. The error voltage is compared to a sum of the current-sense voltage and a slope-compensation voltage by a PWM comparator to set the on-time. During the on-time of the p-MOSFET, the inductor current ramps up. For the remainder of the switching period (off-time), the p-MOSFET is kept off and the low-side n-MOSFET turns on. During the off-time, the inductor releases the stored energy as the inductor current ramps down, providing current to the output.

The step-down converter has a 5.1ms fixed internal soft-start to reduce the inrush currents. An EN/UVLO pin allows the user to turn the device on/off at the desired input-voltage level greater than 4V. An open-drain RESET pin allows output-voltage monitoring.

Mode Selection and External Synchronization (MODE/SYNC)

The device features a MODE/SYNC pin for selecting either forced PWM or PFM mode of operation. If the MODE/SYNC pin is grounded, the device operates in a constant-frequency PWM mode at all loads. If the MODE/SYNC pin is unconnected, the device operates in PFM mode at light load. When a rising edge is detected at the MODE/SYNC pin, the internal logic changes the mode from PWM to PFM after 16 internal clock cycles. When

a falling edge is detected, the change from PFM to PWM mode is instantaneous.

PWM operation is useful in frequency-sensitive applications and provides fixed switching frequency at all loads. However, PWM mode of operation gives lower efficiency at light loads compared to PFM mode of operation.

PFM mode disables negative inductor current and additionally skips pulses at light loads for high efficiency. In PFM mode, the inductor current is forced to a fixed peak (IPFM) of 92mA (typ) every clock cycle until the output rises to 102% (typ) of the nominal voltage. Once the output reaches 102% (typ) of the nominal voltage, both high-side and low-side FETs are turned off and the device enters hibernate operation until the load discharges the output to 101% (typ) of the nominal voltage. Most of the internal blocks are turned off in hibernate operation to reduce quiescent current. After the output falls below 101% (typ) of the nominal voltage, the device comes out of hibernate operation, turns on all internal blocks, and again commences the process of delivering pulses of energy to the output until it reaches 102% (typ) of the nominal output voltage. The advantage of PFM mode is higher efficiency at light loads due to the lower quiescent currents in PFM mode.

The device naturally exits PFM mode when the load current demands inductor peak current above I_{PFM} (92mA typ). The device enters PFM mode when the load current is less than half the peak-to-peak inductor ripple current.

The internal oscillator of the device can be synchronized to an external clock signal on the MODE/SYNC pin. The external synchronization clock frequency must be between 1.1 x fs_W and 1.4 x fs_W, where fs_W is the switching frequency programmed by the resistor connected to the RT pin. When an external clock is applied to the MODE/SYNC pin, the internal clock synchronizes to the external clock frequency (from original frequency based on the RT pin setting) after 8 external pulses are detected within 16 internal clock cycles. Mode of operation can be reset with a $\rm V_{IN}$ power cycle or EN/UVLO cycle. The minimum external clock on-time and off-time pulse-widths should be greater than 100ns. See the <u>Mode Selection and External Synchronization (MODE/SYNC)</u> section in the *Electrical Characteristics* table for details.

Integrated 4V-60V, 150mA, High-Efficiency, Synchronous Step-Down DC-DC Converter with 50mA Linear Regulator

Linear Regulator Power-Supply Input (INL)

The INL pin can be tied to the step-down converter output node for voltages up to 5.5V. Otherwise, INL should be connected to GND.

The linear regulator operates from 2.35V to 5.5V input-voltage range and the linear regulator is enabled when V_{INL} is more than V_{INL} UVLO.

The INL pin also functions as bootstrap input to power up the internal blocks. Switchover to bootstrap input occurs when V_{INL} is above $V_{\text{INL_TH}}$. This improves the overall efficiency, since the internal blocks are being powered from the step-down converter output which has the voltage less than the input voltage.

Enable/Undervoltage-Lockout Input (EN/UVLO) and Soft-Start

When EN/UVLO voltage increases above V_{ENR} (1.215V typ), the device initiates a built-in 5.1ms (typ) soft-start period after an internal delay of 400µs (t₁), allowing a monotonic increase of the output voltage to the final set value.

EN/UVLO can be used as an input-voltage UVLO adjustment input, to set the turn-on/off input-voltage level. The allowed minimum turn-on/off input voltage is 4V. See the Setting the Input Undervoltage-Lockout Level section for details. Driving EN/UVLO low disables both power MOSFETs, as well as other internal circuitry, and reduces quiescent current to around 2.5µA. If the EN/UVLO pin is driven from an external signal source, a series resistance of $1k\Omega$ (min) is recommended to be placed between the output of the signal source and the EN/UVLO pin to reduce voltage ringing on the line.

Startup Into a Prebiased Step-Down Converter Output

The device supports monotonic startup into a prebiased step-down converter output. When the device starts into a prebiased output, both the high-side and low-side switches are turned off so that the converter does not sink current from the output. High-side and low-side switches do not start switching until the PWM comparator commands the first PWM pulse, at which switching commences. The output voltage is then smoothly ramped up to the target value in alignment with the internal reference. Such a feature is useful in applications where digital integrated circuits with multiple rails are powered.

RESET Output

The device includes an open-drain RESET output to monitor step-down converter output voltage and linear regulator output voltage. The RESET pin should be pulled up with an external resistor to the desired external power supply.

RESET goes to high impedance 2.1ms after both step-down converter and linear regulator outputs rise above 95% of their nominal set value, if V_{INL} is above V_{INL_UVLO}. Otherwise, RESET only considers step-down converter output voltage for its high impedance state.

RESET pulls low after 4 μ s (t₂) if one of the either output voltages fall below 92% of their set value. RESET is also driven low when EN/UVLO voltage falls below its threshold value. Figure 1 shows the RESET output timing diagram.




Figure 1. RESET Output Logic Diagram

Integrated 4V-60V, 150mA, High-Efficiency, Synchronous Step-Down DC-DC Converter with 50mA Linear Regulator

Switching Frequency (RT)

Switching frequency of the device can be programmed from 200kHz to 2.2MHz by using a resistor connected from RT to GND. The switching frequency (f_{SW}) is related to the resistor (R_{RT}) connected at the RT pin by the following equation:

$$R_{RT} \approx \frac{500}{\left(\frac{11.6}{t_{SW} - 0.045}\right) - 0.5}$$
$$t_{SW} = \frac{1}{f_{SW}}$$

Where R_{RT} is in $k\Omega$ and t_{SW} is in $\mu s.$ Leave the RT pin unconnected for the default 600kHz switching frequency. The value of R_{RT} in the range of $165k\Omega$ (308kHz) and $248k\Omega$ (215kHz) is not allowed for user programming to ensure proper configuration of the internal adaptive-loop compensation scheme. The maximum allowable switching frequency for PFM mode of operation is 900kHz.

Operating Input-Voltage Range

The maximum operating input voltage is determined by the minimum on-time, and the minimum operating input voltage is determined by the maximum duty cycle and circuit voltage drops. The minimum and maximum operating input voltages for a given output voltage should be calculated as follows:

$$\begin{split} V_{IN(MIN)} &= \frac{V_{OUT} + (\ I_{OUT(MAX)} \times (R_{DCR(MAX)} + R_{DS-ONL(MAX)}\))}{1 - t_{OFF_MIN(MAX)} \times f_{SW(MAX)}} \\ &+ (I_{OUT(MAX)} \times (R_{DS-ONH(MAX)} - R_{DS-ONL(MAX)}\)) \end{split}$$

$$V_{IN(MAX)} = \frac{V_{OUT}}{f_{SW(MAX)} \times t_{ON MIN(MAX)}}$$

where:

V_{OUT} = Steady-state output voltage,

I_{OUT(MAX)} = Maximum load current,

 $R_{DCR(MAX)}$ = Maximum DC resistance of the inductor,

f_{SW(MAX)} = Maximum switching frequency,

t_{OFF} MIN(MAX) = Worst case minimum switch off-time (75ns),

ton MIN(MAX) = Worst-case minimum switch on-time (128ns),

 $R_{DS-ONL(MAX)}$ and $R_{DS-ONH(MAX)}$ = Maximum on-state resistances of the low-side and high-side MOSFETs, respectively.

Overcurrent Protection

The device implements a hysteretic peak current-limit protection scheme to protect the internal FETs and inductor under output short-circuit conditions. When the inductor peak current exceeds Ipeak-limit (0.295A typ), the high-side switch is turned off and the low-side switch is turned on to reduce the inductor current. After the current is reduced to 150mA (typ), the high-side switch is turned on at the rising edge of the next clock pulse. The device enters hiccup mode if the inductor current hits Ipeak-limit for 16 consecutive times. After the hiccup time-out period, the device auto retries to startup and the same operation continues until the short is removed and the inductor peak current goes below Ipeak-limit. Since the inductor current is bounded between the two values, the inductor current runaway never happens in this scheme.

Low Side-Switch Protection

Hysteretic-sink current limit controls the low-side switch sink current to I_{SINK-LIMIT} (105mA typ) with a ripple of 50mA.

Thermal-Shutdown Protection

Thermal-shutdown protection limits the junction temperature in the IC. This feature is present in PWM mode. When the junction temperature exceeds +160°C, an on-chip thermal sensor shuts down the device, turns off the internal power MOSFETs and the linear regulator, allowing the device to cool down. The device turns on with soft-start after the junction temperature reduced by 20°C.

Integrated 4V-60V, 150mA, High-Efficiency, Synchronous Step-Down DC-DC Converter with 50mA Linear Regulator

Applications Information

Inductor Selection

Three key inductor parameters must be specified for operation with the device: inductance value (L), inductor saturation current (I_{SAT}), and DC resistance (R_{DCR}). The switching frequency and output voltage determine the inductor value as follows:

$$L = \frac{8150 \times V_{OUT}}{f_{SW}}$$

where:

L = Inductance in μ H,

V_{OUT} = Output voltage

f_{SW} = Switching frequency in kHz

Select a low-loss inductor closest to the calculated value with acceptable dimensions and having the lowest possible DC resistance. The saturation current rating (I_{SAT}) of the inductor must be high enough to ensure that saturation can occur only above the peak current-limit (I_{PEAK-LIMIT}).

Input Capacitor Selection

The input-filter capacitor reduces peak currents drawn from the power source and reduces noise and voltage ripple on the input caused by the circuit's switching. The input capacitor RMS current requirement (I_{RMS}) is defined by the following equation:

$$I_{RMS} = I_{OUT(MAX)} \times \sqrt{\frac{V_{OUT} \times (V_{IN} - V_{OUT})}{V_{IN}}}$$

where, $I_{OUT(MAX)}$ is the maximum load current. I_{RMS} has a maximum value when the input voltage equals twice the output voltage ($V_{IN} = 2 \times V_{OUT}$), so $I_{RMS(MAX)} = I_{OUT(MAX)}/1.414$. Choose an input capacitor that exhibits less than +10°C temperature rise at the RMS input current for optimal long-term reliability. Use low-ESR ceramic capacitors with high ripple-current capability at the input. X7R capacitors are recommended in industrial applications for their temperature stability. Calculate the input capacitance using the following equation:

$$C_{IN} = \frac{I_{OUT(MAX)} \times D \times (1-D)}{\eta \times f_{SW} \times \Delta V_{IN}}$$

where:

 $D = V_{OUT}/V_{IN}$ is the duty ratio of the controller,

f_{SW} = Switching frequency,

 ΔV_{IN} = Allowable input voltage ripple,

 η = Efficiency

In applications where the source is located distant from the device input, an electrolytic capacitor should be added in parallel to the ceramic capacitor to provide necessary damping for potential oscillations caused by the inductance of the longer input power path and input ceramic capacitor.

Output Capacitor Selection for Step-Down Converter

X7R ceramic output capacitors are recommended for the device due to their stability over the temperature in industrial applications. The output capacitor has two functions. It stores sufficient energy to support the output voltage under load transient conditions and stabilizes the device's internal control loop. The output capacitor is sized to support a step load of 50mA such that the output-voltage deviation is less than 3%. The minimum required output capacitance can be calculated as shown in Table 1.

It should be noted that dielectric materials used in ceramic capacitors exhibit capacitance loss due to DC bias levels. It should be that the derated value of the selected capacitance meets the minimum required output capacitance.

Linear Regulator Output Capacitor Selection

For stable operation over the full temperature range, use a low-ESR 2.2 μ F X7R ceramic capacitor at the OUTL pin. Ceramic capacitors exhibit capacitance and ESR variations over temperature. Ensure that the minimum capacitance under worst-case conditions does not drop below 1 μ F for linear regulator output stability.

Table 1. Output Capacitor Selection

FREQUENCY RANGE (KHZ)	MINIMUM OUTPUT CAPACITANCE (μF)
200 to 215	$\frac{20}{V_{OUT}}$
308 to 2200	13 V _{OUT}

Integrated 4V-60V, 150mA, High-Efficiency, Synchronous Step-Down DC-DC Converter with 50mA Linear Regulator

Setting the Input Undervoltage-Lockout Level

The device offers an adjustable input undervoltage-lock-out level. Set the voltage at which the device turns on with a resistive voltage-divider connected from IN to GND (see Figure 2). Connect the center node of the divider to EN/UVLO. Choose R1 to be $3.3M\Omega$ (max) and then calculate R2 as follows:

$$R2 = \frac{R1 \times 1.215}{(V_{INU} - 1.215)}$$

where $V_{\mbox{\scriptsize INU}}$ is the voltage greater than 4V above which the device is required to turn on.

Adjusting the Output Voltage

For MAX17670 and MAX17671, connect FBBUCK directly to the output node of the step-down converter. The output voltage of MAX17672 can be programmed from 0.8V to 0.9 x V_{IN}. Set the output voltage by connecting a resistor divider from output node to FBBUCK to GND (see Figure 3). Choose R2 less than or equal to $100k\Omega$ and calculate R1 with the following equation:

$$R1 = R2 \times \left[\frac{V_{OUT}}{0.8} - 1 \right]$$




Figure 2. Adjustable EN/UVLO Network




Figure 3. Setting the Output Voltage

Linear Regulator Output Voltage Options

3.3V (MAX17671 and MAX17672 only), 3.0V, 2.5V, 1.8V, 1.5V, and 1.2V linear regulator output voltage options are supported. See *Ordering Information* for details.

Power Dissipation

At a particular operating condition, the power losses that lead to the temperature rise of the device are estimated as follows:

$$P_{LOSS} = P_{BUCK} + P_{LDO}$$

$$P_{BUCK} = \left(V_{OUT} \times I_{OUT} \times \left(\frac{1}{\eta} - 1\right)\right) - \left(I_{OUT}^2 \times R_{DCR}\right)$$

$$P_{LDO} = \left(V_{INL} - V_{OUTL}\right) \times I_{OUTL}$$

where:

V_{OUT} = Step-down converter output voltage,

IOUT = Step-down converter load current,

 η = Efficiency of step-down converter power conversion,

V_{INL} = LDO-input voltage,

V_{OUTI} = LDO-output voltage,

IOUTI = LDO load current

 R_{DCR} = DC resistance of the output inductor.

See the <u>Typical Operating Characteristics</u> for the power-conversion efficiency or measure the efficiency to determine the total power dissipation. For a typical multi-layer board, the thermal performance metrics for the package are given below:

$$\theta_{JA} = 41^{\circ}C/W$$

 $\theta_{JC} = 9^{\circ}C/W$

The junction temperature (T_J) of the device can be estimated at any ambient temperature (T_A) from the following equation:

$$T_J = T_A + (\theta_{JC} \times P_{LOSS})$$

If the application has a thermal-management system that ensures that the exposed pad of the device is maintained at a given temperature (T_{EP(MAX)}) by using proper heat sinks, then the junction temperature of the device can be estimated at any given maximum ambient temperature as

$$T_{J(MAX)} = T_{EP(MAX)} + (\theta_{JC} \times P_{LOSS})$$

Note: Junction Temperature greater than +125°C degrades operating lifetimes

Integrated 4V-60V, 150mA, High-Efficiency, Synchronous Step-Down DC-DC Converter with 50mA Linear Regulator

PCB Layout Guidelines

Careful PCB layout is critical to achieve clean and stable operation. The switching power stage requires particular attention.

The following are the guidelines for a good PCB layout:

- Place the input ceramic capacitor as close as possible to the IN and GND pins
- Minimize the area formed by the LX pin and inductor connection to reduce the radiated EMI
- Ensure that all feedback connections are short and direct

- Route the high-speed switching node (LX) away from the signal pins
- Place the linear regulator output capacitor close to the OUTL pin
- A number of thermal throughputs that connect to a large ground plane should be provided under the exposed pad of the device for efficient heat dissipation.

For a sample layout that ensures first pass success, refer to the MAX17670, MAX17671 and MAX17672 evaluation kit PCB layout available at www.maximintegrated.com.

Typical Application Circuits

MAX17671 High-Efficiency 5V Output




Figure 4. Fixed 5V Step-Down Converter Output at 200kHz Switching Frequency and 3.3V Linear Regulator Output

Integrated 4V-60V, 150mA, High-Efficiency, Synchronous Step-Down DC-DC Converter with 50mA Linear Regulator

Typical Application Circuits (continued)

MAX17670 High-Efficiency 3.3V Output




Figure 5. Fixed 3.3V Step-Down Converter Output at 200kHz Switching Frequency and 3.0V Linear Regulator Output

MAX17671 Small-Footprint 5V Output




Figure 6. Fixed 5.0V Step-Down Converter Output at 600kHz Switching Frequency and 3.3V Linear Regulator Output

Integrated 4V-60V, 150mA, High-Efficiency, Synchronous Step-Down DC-DC Converter with 50mA Linear Regulator

Typical Application Circuits (continued)

MAX17670 Small-Footprint 3.3V Output




Figure 7. Fixed 3.3V Step-Down Converter Output at 600kHz Switching Frequency and 3.0V Linear Regulator Output

MAX17672 Small-Footprint 5V Output




Figure 8. Adjustable 5.0V Step-Down Converter Output at 600kHz Switching Frequency and 1.8V Linear Regulator Output

Integrated 4V-60V, 150mA, High-Efficiency, Synchronous Step-Down DC-DC Converter with 50mA Linear Regulator

Ordering Information

PART NUMBER	BUCK OUTPUT VOLTAGE (V)	LINEAR REGULATOR OUTPUT VOLTAGE (V)	PIN PACKAGE
MAX17670AATB+*	3.3	1.2	10-Pin TDFN
MAX17670BATB+*	3.3	1.5	10-Pin TDFN
MAX17670CATB+*	3.3	1.8	10-Pin TDFN
MAX17670DATB+*	3.3	2.5	10-Pin TDFN
MAX17670EATB+	3.3	3.0	10-Pin TDFN
MAX17670EATB+T	3.3	3.0	10-Pin TDFN
MAX17671AATB+*	5	1.2	10-Pin TDFN
MAX17671BATB+*	5	1.5	10-Pin TDFN
MAX17671CATB+*	5	1.8	10-Pin TDFN
MAX17671DATB+*	5	2.5	10-Pin TDFN
MAX17671EATB+*	5	3.0	10-Pin TDFN
MAX17671FATB+	5	3.3	10-Pin TDFN
MAX17671FATB+T	5	3.3	10-Pin TDFN
MAX17672AATB+*	Adjustable	1.2	10-Pin TDFN
MAX17672BATB+*	Adjustable	1.5	10-Pin TDFN
MAX17672CATB+	Adjustable	1.8	10-Pin TDFN
MAX17672CATB+T	Adjustable	1.8	10-Pin TDFN
MAX17672DATB+*	Adjustable	2.5	10-Pin TDFN
MAX17672EATB+*	Adjustable	3.0	10-Pin TDFN
MAX17672FATB+	Adjustable	3.3	10-Pin TDFN
MAX17672FATB+T	Adjustable	3.3	10-Pin TDFN

^{*}Future product—contact factory for availability.

⁺Denotes a lead(Pb)-free/RoHS compliant package.

T=Tape-and-reel.

Integrated 4V-60V, 150mA, High-Efficiency, Synchronous Step-Down DC-DC Converter with 50mA Linear Regulator

Revision History

REVISION NUMBER	REVISION DATE	DESCRIPTION	PAGES CHANGED
0	6/18	Initial release	_
1	11/18	Updated Absolute Maximum Ratings, Electrical Characteristics, TOC55–TOC56, TOC58, Pin Description, Functional Diagram, Linear Regulator Power-Supply Input (INL), Figure 1, and Figure 8; added TOC59–TOC61; Removed future product designation from MAX17670EATB+ and MAX17672CATB+	2–3, 13–15 17, 23–24
2	4/20	Updated the General Description, Benefits and Features, Simplified Block Diagram, Electrical Characteristics, Pin Description, Detailed Description, Linear Regulator Power-Supply Input (INL), and RESET Output sections; Updated TOC41–TOC42, TOC44–TOC45 and TOC48–TOC52, and added TOC62–TOC63; Removed future product designation from MAX17672FATB+, and added MAX17670EATB+T, MAX17671FATB+T, MAX17672CATB+T and MAX17672FATB+T to the Ordering Information table	1, 3, 5, 11–14 16–17, 24

For pricing, delivery, and ordering information, please visit Maxim Integrated's online storefront at https://www.maximintegrated.com/en/storefront/storefront.html.

Maxim Integrated cannot assume responsibility for use of any circuitry other than circuitry entirely embodied in a Maxim Integrated product. No circuit patent licenses are implied. Maxim Integrated reserves the right to change the circuitry and specifications without notice at any time. The parametric values (min and max limits) shown in the Electrical Characteristics table are guaranteed. Other parametric values quoted in this data sheet are provided for guidance.