## Reinforced, Fast, Low-Power, Six-Channel Digital Isolators

## Product Highlights

- AEC-Q100 Qualification for /V Devices
- Reinforced Galvanic Isolation for Digital Signals
- 16-QSOP with 4 mm Creepage and Clearance
- Withstands $3 k V_{\text {RMS }}$ for $60 \mathrm{~s}\left(\mathrm{~V}_{\text {ISO }}\right)$
- Continuously Withstands $445 \mathrm{~V}_{\text {RMS }}\left(\mathrm{V}_{\text {IOWM }}\right)$
- Withstands $\pm 10 \mathrm{kV}$ Surge Between GNDA and GNDB with $1.2 / 50 \mu \mathrm{~s}$ Waveform
- High CMTI ( $50 \mathrm{kV} / \mu \mathrm{s}$, typ)
- Low Power Consumption
- 0.71 mW per Channel at 1 Mbps with $\mathrm{V}_{\mathrm{DD}}=1.8 \mathrm{~V}$
- 1.34 mW per Channel at 1 Mbps with $\mathrm{V}_{\mathrm{DD}}=3.3 \mathrm{~V}$
- 3.21 mW per Channel at 100 Mbps with $\mathrm{V}_{\mathrm{DD}}=1.8 \mathrm{~V}$
- Low Propagation Delay and Low Jitter
- Maximum Data Rate up to 200Mbps
- Low Propagation Delay 7ns (typ) at $\mathrm{V}_{\mathrm{DD}}=3.3 \mathrm{~V}$
- Clock Jitter RMS 11.1ps (typ)
- Safety Regulatory Approvals
- UL According to UL1577
- cUL According to CSA Bulletin 5A
- VDE 0884-11 Reinforced Insulation (Pending)


## Key Applications

- Automotive
- Hybrid Electric Vehicle
- Chargers
- Battery Management System (BMS)
- Inverters

The MAX22163-MAX22166 are a family of six-channel, reinforced, fast, low-power digital galvanic isolators using Analog Devices' proprietary process technology. All devices feature reinforced isolation with a withstand voltage rating of $3 \mathrm{k} \bigvee_{\mathrm{RMS}}$ for 60 seconds. Both automotive and general-purpose devices are rated for operation at ambient temperature from $-40^{\circ} \mathrm{C}$ to $+125^{\circ} \mathrm{C}$.
Devices with /V suffix are AEC-Q100 qualified. See the Ordering Information for all automotive grade part numbers.

- Industrial
- Isolated SPI, RS-232/422/485, CAN, Digital I/O
- Fieldbus Communications
- Motor Control
- Medical Systems

These devices transfer digital signals between circuits with different power domains, using as little as 0.71 mW per channel at 1 Mbps ( 1.8 V supply). The low-power

## Simplified Application Diagram



Pin Description

feature reduces system dissipation, increases reliability, and enables compact designs. Devices are available with a maximum data rate of either 25 Mbps or 200 Mbps and with default-high or default-low outputs. The devices feature low propagation delay and low clock jitter, which reduces system latency.
Independent 1.71 V to 5.5 V supplies on each side also make the devices suitable for use as level translators.

The MAX22163 features three channels transmitting digital signals in one direction and three in opposite; the MAX22164 offers four channels transmitting digital signals in one direction and two in opposite; the MAX22165 provides five channels transmitting digital signals in one direction and one in opposite; the MAX22166 features all six channels transmitting digital signals in one direction.

## Ordering Information appears at end of data sheet

| Absolute Maximum Ratings |
| :---: |
| $V_{\text {DDA }}$ to GNDA................................................. 0.3 V to +6V |
| $V_{\text {DDB }}$ to GNDB.................................................. 0.3 V to +6 V |
| IN_ on Side A, ENA, DEFA to GNDA .................... -0.3V to +6V |
| IN_ on Side B, ENB, DEFB to GNDB .................... -0.3V to +6V |
| OUT_ on Side A to GNDA .....................-0.3V to (VDDA +0.3 V ) |
| OUT_ on Side B to GNDB .....................-0.3V to (VDBB +0.3 V ) |
| Short-Circuit Continuous Current |
| OUT_ on Side A to GNDA ...................................... $\pm 30 \mathrm{~mA}$ |

Stresses beyond those listed under "Absolute Maximum Ratings" may cause permanent damage to the device. These are stress ratings only, and functional operation of the device at these or any other conditions beyond those indicated in the operational sections of the specifications is not implied. Exposure to absolute maximum rating conditions for extended periods may affect device reliability.

## Package Information

| PACKAGE TYPE: 16 QSOP |  |
| :--- | :--- |
| Package Code | E16MS+2 |
| Outline Number | $\underline{21-0055}$ |
| Land Pattern Number | $\underline{90-0167}$ |
| THERMAL RESISTANCE, FOUR LAYER BOARD: |  |
| Junction-to-Ambient $\left(\theta_{\mathrm{JA}}\right)$ | $111.30^{\circ} \mathrm{C} / \mathrm{W}$ |
| Junction-to-Case Thermal Resistance $\left(\theta_{\mathrm{JC}}\right)$ | $57.50^{\circ} \mathrm{C} / \mathrm{W}$ |

Package thermal resistances were obtained using the method described in JEDEC specification JESD51-7, using a four-layer board. For detailed information on package thermal considerations, refer to www.maximintegrated.com/thermal-tutorial.
For the latest package outline information and land patterns (footprints), go to www.maximintegrated.com/packages. Note that a " + ", "\#", or "-" in the package code indicates RoHS status only. Package drawings may show a different suffix character, but the drawing pertains to the package regardless of RoHS status.

## DC Electrical Characteristics

$\left(\mathrm{V}_{\mathrm{DDA}}-\mathrm{V}_{\mathrm{GNDA}}=1.71 \mathrm{~V}\right.$ to $5.5 \mathrm{~V}, \mathrm{~V}_{\mathrm{DDB}}-\mathrm{V}_{\mathrm{GNDB}}=1.71 \mathrm{~V}$ to $5.5 \mathrm{~V}, \mathrm{C}_{\mathrm{L}}=15 \mathrm{pF}, \mathrm{T}_{\mathrm{A}}=-40^{\circ} \mathrm{C}$ to $+125^{\circ} \mathrm{C}$, unless otherwise noted. Typical values are at $\mathrm{V}_{\mathrm{DDA}}-\mathrm{V}_{\mathrm{GNDA}}=3.3 \mathrm{~V}, \mathrm{~V}_{\mathrm{DDB}}-\mathrm{V}_{\mathrm{GNDB}}=3.3 \mathrm{~V}, \mathrm{~V}_{\mathrm{GNDA}}=\mathrm{V}_{\mathrm{GNDB}}, \mathrm{T}_{\mathrm{A}}=+25^{\circ} \mathrm{C}$, unless otherwise noted.) (Notes 1, 3)

| PARAMETER | SYMBOL | CONDITIONS |  | MIN | TYP | MAX | UNITS |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| SUPPLY VOLTAGE |  |  |  |  |  |  |  |
| Supply Voltage | $\mathrm{V}_{\text {DDA }}$ | Relative to GNDA |  | 1.71 |  | 5.5 | V |
|  | $\mathrm{V}_{\text {DDB }}$ | Relative to GNDB |  | 1.71 |  | 5.5 |  |
| Undervoltage-Lockout Threshold | VUVLO_ | $V_{\text {DD }}$ rising |  | 1.5 | 1.6 | 1.66 | V |
| Undervoltage-Lockout Threshold Hysteresis | VUVLO_HYST |  |  |  | 45 |  | mV |
| MAX22163 SUPPLY CURRENT (Note 2) |  |  |  |  |  |  |  |
| Side A Supply Current | ${ }^{\text {D D A }}$ | 500 kHz square wave, $\mathrm{C}_{\mathrm{L}}=0 \mathrm{pF}$ | $V_{\text {DDA }}=5 \mathrm{~V}$ |  | 1.23 | 2.28 | mA |
|  |  |  | $\mathrm{V}_{\text {DDA }}=3.3 \mathrm{~V}$ |  | 1.22 | 2.25 |  |
|  |  |  | $\mathrm{V}_{\text {DDA }}=2.5 \mathrm{~V}$ |  | 1.21 | 2.24 |  |
|  |  |  | $V_{\text {DDA }}=1.8 \mathrm{~V}$ |  | 1.18 | 1.97 |  |
|  |  | 50 MHz square wave, $\mathrm{C}_{\mathrm{L}}=0 \mathrm{pF}$ | $V_{\text {DDA }}=5 \mathrm{~V}$ |  | 7.83 | 10.26 |  |
|  |  |  | $\mathrm{V}_{\text {DDA }}=3.3 \mathrm{~V}$ |  | 6.47 | 8.71 |  |
|  |  |  | $\mathrm{V}_{\text {DDA }}=2.5 \mathrm{~V}$ |  | 5.90 | 8.03 |  |
|  |  |  | $\mathrm{V}_{\text {DDA }}=1.8 \mathrm{~V}$ |  | 5.35 | 7.10 |  |
| Side B Supply Current | IDDB | 500 kHz square wave, $\mathrm{C}_{\mathrm{L}}=0 \mathrm{pF}$ | $\mathrm{V}_{\text {DDB }}=5 \mathrm{~V}$ |  | 1.23 | 2.28 | mA |
|  |  |  | $\mathrm{V}_{\text {DDB }}=3.3 \mathrm{~V}$ |  | 1.22 | 2.25 |  |
|  |  |  | $\mathrm{V}_{\text {DDB }}=2.5 \mathrm{~V}$ |  | 1.21 | 2.24 |  |
|  |  |  | $V_{\text {DDB }}=1.8 \mathrm{~V}$ |  | 1.18 | 1.97 |  |
|  |  | 50 MHz square wave, $\mathrm{C}_{\mathrm{L}}=0 \mathrm{pF}$ | $\mathrm{V}_{\text {DDB }}=5 \mathrm{~V}$ |  | 7.83 | 10.26 |  |
|  |  |  | $\mathrm{V}_{\text {DDB }}=3.3 \mathrm{~V}$ |  | 6.47 | 8.71 |  |
|  |  |  | $\mathrm{V}_{\text {DDB }}=2.5 \mathrm{~V}$ |  | 5.90 | 8.03 |  |
|  |  |  | $\mathrm{V}_{\text {DDB }}=1.8 \mathrm{~V}$ |  | 5.35 | 7.10 |  |
| MAX22164 SUPPLY CURRENT (Note 2) |  |  |  |  |  |  |  |
| Side A Supply Current | IDDA | 500 kHz square wave, $\mathrm{C}_{\mathrm{L}}=0 \mathrm{pF}$ | $V_{\text {DDA }}=5 \mathrm{~V}$ |  | 1.09 | 2.01 | mA |
|  |  |  | $V_{\text {DDA }}=3.3 \mathrm{~V}$ |  | 1.07 | 1.99 |  |
|  |  |  | $\mathrm{V}_{\text {DDA }}=2.5 \mathrm{~V}$ |  | 1.06 | 1.98 |  |
|  |  |  | $\mathrm{V}_{\text {DDA }}=1.8 \mathrm{~V}$ |  | 1.04 | 1.66 |  |
|  |  | 50 MHz square wave, $\mathrm{C}_{\mathrm{L}}=0 \mathrm{pF}$ | $V_{\text {DDA }}=5 \mathrm{~V}$ |  | 7.63 | 10.10 |  |
|  |  |  | $\mathrm{V}_{\text {DDA }}=3.3 \mathrm{~V}$ |  | 6.67 | 9.01 |  |
|  |  |  | $\mathrm{V}_{\text {DDA }}=2.5 \mathrm{~V}$ |  | 6.28 | 8.52 |  |
|  |  |  | $\mathrm{V}_{\text {DDA }}=1.8 \mathrm{~V}$ |  | 5.84 | 7.67 |  |
| Side B Supply Current | $I_{\text {DDB }}$ | 500 kHz square wave, $\mathrm{C}_{\mathrm{L}}=0 \mathrm{pF}$ | $V_{\text {DDB }}=5 \mathrm{~V}$ |  | 1.38 | 2.55 | mA |
|  |  |  | $\mathrm{V}_{\text {DDB }}=3.3 \mathrm{~V}$ |  | 1.36 | 2.52 |  |
|  |  |  | $\mathrm{V}_{\text {DDB }}=2.5 \mathrm{~V}$ |  | 1.35 | 2.51 |  |
|  |  |  | $V_{\text {DDB }}=1.8 \mathrm{~V}$ |  | 1.32 | 2.28 |  |
|  |  | 50 MHz square wave, $\mathrm{C}_{\mathrm{L}}=0 \mathrm{pF}$ | $\mathrm{V}_{\text {DDB }}=5 \mathrm{~V}$ |  | 8.04 | 10.38 |  |
|  |  |  | $\mathrm{V}_{\text {DDB }}=3.3 \mathrm{~V}$ |  | 6.27 | 8.41 |  |

( $\mathrm{V}_{\mathrm{DDA}}-\mathrm{V}_{\mathrm{GNDA}}=1.71 \mathrm{~V}$ to $5.5 \mathrm{~V}, \mathrm{~V}_{\mathrm{DDB}}-\mathrm{V}_{\mathrm{GNDB}}=1.71 \mathrm{~V}$ to $5.5 \mathrm{~V}, \mathrm{C}_{\mathrm{L}}=15 \mathrm{pF}, \mathrm{T}_{\mathrm{A}}=-40^{\circ} \mathrm{C}$ to $+125^{\circ} \mathrm{C}$, unless otherwise noted. Typical values are at $\mathrm{V}_{\mathrm{DDA}}-\mathrm{V}_{\mathrm{GNDA}}=3.3 \mathrm{~V}, \mathrm{~V}_{\mathrm{DDB}}-\mathrm{V}_{\mathrm{GNDB}}=3.3 \mathrm{~V}, \mathrm{~V}_{\mathrm{GNDA}}=\mathrm{V}_{\mathrm{GNDB}}, \mathrm{T}_{\mathrm{A}}=+25^{\circ} \mathrm{C}$, unless otherwise noted.) (Notes 1, 3)

| PARAMETER | SYMBOL | CONDITIONS |  | MIN | TYP | MAX | UNITS |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  |  | $\mathrm{V}_{\text {DDB }}=2.5 \mathrm{~V}$ |  | 5.54 | 7.53 |  |
|  |  |  | $\mathrm{V}_{\mathrm{DDB}}=1.8 \mathrm{~V}$ |  | 4.87 | 6.53 |  |
| MAX22165 SUPPLY CURRENT (Note 2) |  |  |  |  |  |  |  |
| Side A Supply Current | IDDA | 500 kHz square wave, $\mathrm{C}_{\mathrm{L}}=0 \mathrm{pF}$ | $V_{\text {DDA }}=5 \mathrm{~V}$ |  | 0.94 | 1.74 | mA |
|  |  |  | $\mathrm{V}_{\text {DDA }}=3.3 \mathrm{~V}$ |  | 0.93 | 1.72 |  |
|  |  |  | $\mathrm{V}_{\text {DDA }}=2.5 \mathrm{~V}$ |  | 0.92 | 1.71 |  |
|  |  |  | $V_{\text {DDA }}=1.8 \mathrm{~V}$ |  | 0.90 | 1.34 |  |
|  |  | 50 MHz square wave, $\mathrm{C}_{\mathrm{L}}=0 \mathrm{pF}$ | $V_{\text {DDA }}=5 \mathrm{~V}$ |  | 7.44 | 9.96 |  |
|  |  |  | $\mathrm{V}_{\text {DDA }}=3.3 \mathrm{~V}$ |  | 6.88 | 9.31 |  |
|  |  |  | $\mathrm{V}_{\text {DDA }}=2.5 \mathrm{~V}$ |  | 6.64 | 9.03 |  |
|  |  |  | $\mathrm{V}_{\mathrm{DDA}}=1.8 \mathrm{~V}$ |  | 6.32 | 8.23 |  |
| Side B Supply Current | IDDB | 500 kHz square wave, $\mathrm{C}_{\mathrm{L}}=0 \mathrm{pF}$ | $V_{\text {DDB }}=5 \mathrm{~V}$ |  | 1.53 | 2.82 | mA |
|  |  |  | $\mathrm{V}_{\text {DDB }}=3.3 \mathrm{~V}$ |  | 1.50 | 2.79 |  |
|  |  |  | $\mathrm{V}_{\text {DDB }}=2.5 \mathrm{~V}$ |  | 1.50 | 2.78 |  |
|  |  |  | $\mathrm{V}_{\text {DDB }}=1.8 \mathrm{~V}$ |  | 1.45 | 2.59 |  |
|  |  | 50 MHz square wave, $\mathrm{C}_{\mathrm{L}}=0 \mathrm{pF}$ | $\mathrm{V}_{\text {DDB }}=5 \mathrm{~V}$ |  | 8.36 | 10.64 |  |
|  |  |  | $\mathrm{V}_{\text {DDB }}=3.3 \mathrm{~V}$ |  | 6.16 | 8.19 |  |
|  |  |  | $\mathrm{V}_{\text {DDB }}=2.5 \mathrm{~V}$ |  | 5.24 | 7.10 |  |
|  |  |  | $\mathrm{V}_{\text {DDB }}=1.8 \mathrm{~V}$ |  | 4.45 | 6.01 |  |
| MAX22166 SUPPLY CURRENT (Note 2) |  |  |  |  |  |  |  |
| Side A Supply Current | IDDA | 500 kHz square wave, $\mathrm{C}_{\mathrm{L}}=0 \mathrm{pF}$ | $\mathrm{V}_{\text {DDA }}=5 \mathrm{~V}$ |  | 0.79 | 1.47 | mA |
|  |  |  | $\mathrm{V}_{\text {DDA }}=3.3 \mathrm{~V}$ |  | 0.78 | 1.45 |  |
|  |  |  | $\mathrm{V}_{\text {DDA }}=2.5 \mathrm{~V}$ |  | 0.78 | 1.44 |  |
|  |  |  | $\mathrm{V}_{\text {DDA }}=1.8 \mathrm{~V}$ |  | 0.75 | 1.02 |  |
|  |  | 50 MHz square wave, $\mathrm{C}_{\mathrm{L}}=0 \mathrm{pF}$ | $\mathrm{V}_{\text {DDA }}=5 \mathrm{~V}$ |  | 7.25 | 9.81 |  |
|  |  |  | $\mathrm{V}_{\text {DDA }}=3.3 \mathrm{~V}$ |  | 7.08 | 9.61 |  |
|  |  |  | $\mathrm{V}_{\text {DDA }}=2.5 \mathrm{~V}$ |  | 7.00 | 9.52 |  |
|  |  |  | $\mathrm{V}_{\text {DDA }}=1.8 \mathrm{~V}$ |  | 6.78 | 8.79 |  |
| Side B Supply Current | IDDB | 500 kHz square wave, $C_{L}=0 p F$ | $\mathrm{V}_{\text {DDB }}=5 \mathrm{~V}$ |  | 1.67 | 3.09 | mA |
|  |  |  | $\mathrm{V}_{\text {DDB }}=3.3 \mathrm{~V}$ |  | 1.65 | 3.06 |  |
|  |  |  | $\mathrm{V}_{\text {DDB }}=2.5 \mathrm{~V}$ |  | 1.64 | 3.05 |  |
|  |  |  | $\mathrm{V}_{\text {DDB }}=1.8 \mathrm{~V}$ |  | 1.59 | 2.89 |  |
|  |  | 50 MHz square wave, $\mathrm{C}_{\mathrm{L}}=0 \mathrm{pF}$ | $\mathrm{V}_{\text {DDB }}=5 \mathrm{~V}$ |  | 8.57 | 10.81 |  |
|  |  |  | $\mathrm{V}_{\text {DDB }}=3.3 \mathrm{~V}$ |  | 5.97 | 7.91 |  |
|  |  |  | $\mathrm{V}_{\text {DDB }}=2.5 \mathrm{~V}$ |  | 4.89 | 6.62 |  |
|  |  |  | $\mathrm{V}_{\text {DDB }}=1.8 \mathrm{~V}$ |  | 3.97 | 5.44 |  |
| LOGIC INTERFACE (IN_, OUT_) |  |  |  |  |  |  |  |
| Input High Voltage | $\mathrm{V}_{\mathrm{IH}}$ | $2.25 \mathrm{~V} \leq \mathrm{V}_{\text {DD }} \leq 5.5 \mathrm{~V}$ |  | $\begin{aligned} & \hline 0.7 x \\ & V_{D D} \\ & \hline \end{aligned}$ |  |  | V |

( $\mathrm{V}_{\mathrm{DDA}}-\mathrm{V}_{\mathrm{GNDA}}=1.71 \mathrm{~V}$ to $5.5 \mathrm{~V}, \mathrm{~V}_{\mathrm{DDB}}-\mathrm{V}_{\mathrm{GNDB}}=1.71 \mathrm{~V}$ to $5.5 \mathrm{~V}, \mathrm{C}_{\mathrm{L}}=15 \mathrm{pF}, \mathrm{T}_{\mathrm{A}}=-40^{\circ} \mathrm{C}$ to $+125^{\circ} \mathrm{C}$, unless otherwise noted. Typical values are at $\mathrm{V}_{\mathrm{DDA}}-\mathrm{V}_{\mathrm{GNDA}}=3.3 \mathrm{~V}, \mathrm{~V}_{\mathrm{DDB}}-\mathrm{V}_{\mathrm{GNDB}}=3.3 \mathrm{~V}, \mathrm{~V}_{\mathrm{GNDA}}=\mathrm{V}_{\mathrm{GNDB}}, \mathrm{T}_{\mathrm{A}}=+25^{\circ} \mathrm{C}$, unless otherwise noted.) (Notes 1, 3)

| PARAMETER | SYMBOL | CONDITIONS | MIN | TYP | MAX | UNITS |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  | $1.71 \mathrm{~V} \leq \mathrm{V}_{\mathrm{DD}_{-}}<2.25 \mathrm{~V}$ | $\begin{aligned} & 0.75 \mathrm{x} \\ & \mathrm{~V}_{\mathrm{DD}} \end{aligned}$ |  |  |  |
| Input Low Voltage | $\mathrm{V}_{\text {IL }}$ | $2.25 \mathrm{~V} \leq \mathrm{V}_{\mathrm{DD}_{-}} \leq 5.5 \mathrm{~V}$ |  |  | 0.8 | V |
|  |  | $1.71 \mathrm{~V} \leq \mathrm{V}_{\text {DD_ }}<2.25 \mathrm{~V}$ |  |  | 0.7 |  |
| Input Hysteresis | VHYS | MAX2216_B/E | 410 |  |  | mV |
|  |  | MAX2216_C/F |  | 80 |  |  |
| Input Pullup Current | IPU | MAX2216_B/C | -10 | -5 | -1.5 | $\mu \mathrm{A}$ |
| Input Pulldown Current | IPD | MAX2216_E/F | 1.5 | 5 | 10 | $\mu \mathrm{A}$ |
| Input Capacitance | $\mathrm{C}_{\mathrm{IN}}$ | $\mathrm{f}_{\text {SW }}=1 \mathrm{MHz}$ |  | 2 |  | pF |
| Output Voltage High | $\mathrm{V}_{\mathrm{OH}}$ | IOUT $=-4 \mathrm{~mA}$ source | $\begin{gathered} \mathrm{V}_{\mathrm{DD}}- \\ 0 . \overline{4} \end{gathered}$ |  |  | V |
| Output Voltage Low | $\mathrm{V}_{\mathrm{OL}}$ | $\mathrm{l}_{\text {OUT }}=4 \mathrm{~mA}$ sink |  |  | 0.4 | V |

## Dynamic Characteristics - MAX2216_C/F

$\left(\mathrm{V}_{\mathrm{DDA}}-\mathrm{V}_{\mathrm{GNDA}}=1.71 \mathrm{~V}\right.$ to $5.5 \mathrm{~V}, \mathrm{~V}_{\mathrm{DDB}}-\mathrm{V}_{\mathrm{GNDB}}=1.71 \mathrm{~V}$ to $5.5 \mathrm{~V}, \mathrm{C}_{\mathrm{L}}=15 \mathrm{pF}, \mathrm{T}_{\mathrm{A}}=-40^{\circ} \mathrm{C}$ to $+125^{\circ} \mathrm{C}$, unless otherwise noted. Typical values are at $\mathrm{V}_{\mathrm{DDA}}-\mathrm{V}_{\mathrm{GNDA}}=3.3 \mathrm{~V}, \mathrm{~V}_{\mathrm{DDB}}-\mathrm{V}_{\mathrm{GNDB}}=3.3 \mathrm{~V}, \mathrm{~V}_{\mathrm{GNDA}}=\mathrm{V}_{\mathrm{GNDB}}, \mathrm{T}_{\mathrm{A}}=+25^{\circ} \mathrm{C}$, unless otherwise noted.) (Notes 2, 4)

| PARAMETER | SYMBOL | CONDITIONS |  | MIN | TYP | MAX | UNITS |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| Common-Mode Transient Immunity | CMTI | $\mathrm{IN}_{-}=\mathrm{GND}_{-}$or $\mathrm{V}_{\text {DD }}$ ( ( ote 5) |  |  | 50 |  | kV/ $/ \mathrm{s}$ |
| Maximum Data Rate | $\mathrm{DR}_{\text {MAX }}$ | $2.25 \mathrm{~V} \leq \mathrm{V}_{\text {DD }} \leq 5.5 \mathrm{~V}$ |  | 200 |  |  |  |
|  |  | $1.71 \mathrm{~V} \leq \mathrm{V}_{\mathrm{DD}}<2.25 \mathrm{~V}$ |  | 150 |  |  | bps |
| Minimum Pulse Width | PW ${ }_{\text {MIN }}$ | IN_ to OUT_ | $\begin{aligned} & 2.25 \mathrm{~V} \leq \mathrm{V}_{\mathrm{DD}} \leq \\ & 5.5 \mathrm{~V} \end{aligned}$ |  |  | 5 | ns |
|  |  |  | $\begin{aligned} & 1.71 \mathrm{~V} \leq \mathrm{V}_{\mathrm{DD}_{-}<} \\ & 2.25 \mathrm{~V} \end{aligned}$ |  |  | 6.67 |  |
| Propagation Delay (Figure 1) | tPLH | IN_ to OUT_, $\mathrm{C}_{\mathrm{L}}=15 \mathrm{pF}$ | $4.5 \mathrm{~V} \leq \mathrm{V}_{\mathrm{DD}_{-}} \leq 5.5 \mathrm{~V}$ | 4.4 | 6.2 | 9.5 | ns |
| Propagation Delay (Figure 1) | tPLH | IN_ to OUT_, $C_{L}=15 \mathrm{pF}$ | $3.0 \mathrm{~V} \leq \mathrm{V}_{\text {DD }} \leq 3.6 \mathrm{~V}$ | 4.8 | 7.0 | 11.2 | ns |
|  |  |  | $\begin{aligned} & 2.25 \mathrm{~V} \leq \mathrm{V}_{\mathrm{DD}} \leq \\ & 2.75 \mathrm{~V} \end{aligned}$ | 5.3 | 8.3 | 14.7 |  |
|  |  |  | $\begin{aligned} & 1.71 \mathrm{~V} \leq \mathrm{V}_{\mathrm{DD}_{-} \leq} \\ & 1.89 \mathrm{~V} \end{aligned}$ | 7.1 | 12.3 | 22.1 |  |
|  | $t_{\text {PHL }}$ | IN_ to OUT_,$C_{L}=15 p F$ | $4.5 \mathrm{~V} \leq \mathrm{V}_{\text {DD_ }} \leq 5.5 \mathrm{~V}$ | 4.6 | 6.5 | 9.9 |  |
|  |  |  | $3.0 \mathrm{~V} \leq \mathrm{V}_{\text {DD_ }} \leq 3.6 \mathrm{~V}$ | 5.0 | 7.3 | 11.6 |  |
|  |  |  | $\begin{aligned} & 2.25 \mathrm{~V} \leq \mathrm{V}_{\mathrm{DD}_{-}} \leq \\ & 2.75 \mathrm{~V} \end{aligned}$ | 5.4 | 8.5 | 14.9 |  |
|  |  |  | $\begin{aligned} & 1.71 \mathrm{~V} \leq \mathrm{V}_{\mathrm{DD}_{-}} \leq \\ & 1.89 \mathrm{~V} \end{aligned}$ | 7.2 | 12.1 | 21.8 |  |
| Pulse Width Distortion | PWD | $\mid t_{\text {PLH }}-$ tphL | $4.5 \mathrm{~V} \leq \mathrm{V}_{\text {DD_ }} \leq 5.5 \mathrm{~V}$ |  | 0.4 | 2.0 | ns |
|  |  |  | $3.0 \mathrm{~V} \leq \mathrm{V}_{\text {DD }} \leq 3.6 \mathrm{~V}$ |  | 0.4 | 2.0 |  |
|  |  |  | $\begin{aligned} & 2.25 \mathrm{~V} \leq \mathrm{V}_{\mathrm{DD}} \leq \\ & 2.75 \mathrm{~V} \end{aligned}$ |  | 0.3 | 2.0 |  |
|  |  |  | $\begin{aligned} & 1.71 \mathrm{~V} \leq \mathrm{V}_{\mathrm{DD}_{-}} \leq \\ & 1.89 \mathrm{~V} \end{aligned}$ |  | 0 | 2.0 |  |
|  | ${ }^{\text {tSPLH }}$ | $4.5 \mathrm{~V} \leq \mathrm{V}_{\text {DD }} \leq 5.5 \mathrm{~V}$ |  |  |  | 3.7 | ns |
|  |  | $3.0 \mathrm{~V} \leq \mathrm{V}_{\mathrm{DD}_{-}} \leq 3.6 \mathrm{~V}$ |  |  |  | 4.7 |  |

( $\mathrm{V}_{\mathrm{DDA}}-\mathrm{V}_{\mathrm{GNDA}}=1.71 \mathrm{~V}$ to $5.5 \mathrm{~V}, \mathrm{~V}_{\mathrm{DDB}}-\mathrm{V}_{\mathrm{GNDB}}=1.71 \mathrm{~V}$ to $5.5 \mathrm{~V}, \mathrm{C}_{\mathrm{L}}=15 \mathrm{pF}, \mathrm{T}_{\mathrm{A}}=-40^{\circ} \mathrm{C}$ to $+125^{\circ} \mathrm{C}$, unless otherwise noted. Typical values are at $\mathrm{V}_{\mathrm{DDA}}-\mathrm{V}_{\mathrm{GNDA}}=3.3 \mathrm{~V}, \mathrm{~V}_{\mathrm{DDB}}-\mathrm{V}_{\mathrm{GNDB}}=3.3 \mathrm{~V}, \mathrm{~V}_{\mathrm{GNDA}}=\mathrm{V}_{\mathrm{GNDB}}, \mathrm{T}_{\mathrm{A}}=+25^{\circ} \mathrm{C}$, unless otherwise noted.) (Notes 2, 4)

| PARAMETER | SYMBOL | CONDITIONS |  | MIN | TYP MAX | UNITS |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| Propagation Delay Skew Part-to-Part (Same Channel) |  | $2.25 \mathrm{~V} \leq \mathrm{V}^{\text {d }}$ |  |  | 6.9 |  |
|  |  | $1.71 \mathrm{~V} \leq \mathrm{V}_{\mathrm{DD}}$ |  |  | 12.1 |  |
|  | ${ }^{\text {t }}$ SPHL | $4.5 \mathrm{~V} \leq \mathrm{V}_{\mathrm{D}}$ |  |  | 4.0 |  |
|  |  | $3.0 \mathrm{~V} \leq \mathrm{V}_{\mathrm{D}}$ |  |  | 4.9 |  |
|  |  | $2.25 \mathrm{~V} \leq \mathrm{V}_{\mathrm{D}}$ |  |  | 7.0 |  |
|  |  | $1.71 \mathrm{~V} \leq \mathrm{V}_{\mathrm{D}}$ |  |  | 11.8 |  |
| Propagation Delay Skew Channel-toChannel (Same Direction) (Figure 1) | tsCSLH | $1.71 \mathrm{~V} \leq \mathrm{V}_{\mathrm{DD}_{-} \leq 5.5 \mathrm{~V}}$ |  |  | 2.0 | ns |
|  | tsCSHL | $1.71 \mathrm{~V} \leq \mathrm{V}_{\mathrm{DD}}{ }_{-} \leq 5.5 \mathrm{~V}$ |  |  | 2.0 |  |
| Propagation Delay Skew Channel-toChannel (Opposite Direction) | tscolh | $4.5 \mathrm{~V} \leq \mathrm{V}_{\mathrm{DD}_{-}} \leq 5.5 \mathrm{~V}$ |  |  | 3.7 | ns |
|  |  | $3.0 \mathrm{~V} \leq \mathrm{V}_{\text {DD }} \leq 3.6 \mathrm{~V}$ |  |  | 4.7 |  |
|  |  | $2.25 \mathrm{~V} \leq \mathrm{V}_{\mathrm{DD}_{-}} \leq 2.75 \mathrm{~V}$ |  |  | 6.9 |  |
|  |  | $1.71 \mathrm{~V} \leq \mathrm{V}_{\mathrm{DD}_{-}} \leq 1.89 \mathrm{~V}$ |  |  | 12.1 |  |
|  | ${ }^{\text {tsCOHL}}$ | $4.5 \mathrm{~V} \leq \mathrm{V}_{\mathrm{DD}_{-}} \leq 5.5 \mathrm{~V}$ |  |  | 4.0 |  |
|  |  | $3.0 \mathrm{~V} \leq \mathrm{V}_{\text {DD }} \leq 3.6 \mathrm{~V}$ |  |  | 4.9 |  |
|  |  | $2.25 \mathrm{~V} \leq \mathrm{V}_{\text {DD_ }} \leq 2.75 \mathrm{~V}$ |  |  | 7.0 |  |
|  |  | $1.71 \mathrm{~V} \leq \mathrm{V}_{\text {DD_ }} \leq 1.89 \mathrm{~V}$ |  |  | 11.8 |  |
| Peak Eye Diagram Jitter | $\mathrm{t}_{\mathrm{JIT} \text { (PK) }}$ | 200Mbps |  |  | 100 | ps |
| Clock Jitter RMS | tJCLK(RMS) | 500 kHz clock input, rising/falling edges |  |  | 11.1 | ps |
| Rise Time (Figure 1) | $t_{R}$ | $C_{L}=5 p F$ | $4.5 \mathrm{~V} \leq \mathrm{V}_{\mathrm{DD}_{-} \leq 5.5 \mathrm{~V}}$ |  | 0.8 | ns |
|  |  |  | $3.0 \mathrm{~V} \leq \mathrm{V}_{\mathrm{DD}_{-}} \leq 3.6 \mathrm{~V}$ |  | 1.1 |  |
|  |  |  | $\begin{aligned} & 2.25 \mathrm{~V} \leq \mathrm{V}_{\mathrm{DD}} \leq \\ & 2.75 \mathrm{~V} \end{aligned}$ |  | 1.5 |  |
|  |  |  | $\begin{aligned} & 1.71 \mathrm{~V} \leq \mathrm{V}_{\mathrm{DD}_{-}} \leq \\ & 1.89 \mathrm{~V} \end{aligned}$ |  | 2.4 |  |
| Fall Time (Figure 1) | $\mathrm{t}_{\mathrm{F}}$ | $C_{L}=5 \mathrm{pF}$ | $4.5 \mathrm{~V} \leq \mathrm{V}_{\mathrm{DD}_{-}} \leq 5.5 \mathrm{~V}$ |  | 1.0 | ns |
|  |  |  | $3.0 \mathrm{~V} \leq \mathrm{V}_{\mathrm{DD}_{-} \leq 3.6 \mathrm{~V}}$ |  | 1.4 |  |
|  |  |  | $\begin{aligned} & 2.25 \mathrm{~V} \leq \mathrm{V}_{\mathrm{DD}} \\ & 2.75 \mathrm{~V} \end{aligned}$ |  | 1.9 |  |
|  |  |  | $\begin{aligned} & 1.71 \mathrm{~V} \leq \mathrm{V}_{\mathrm{DD}} \leq \\ & 1.89 \mathrm{~V} \end{aligned}$ |  | 3.0 |  |

## Dynamic Characteristics - MAX2216_B/E

$\left(\mathrm{V}_{\mathrm{DDA}}-\mathrm{V}_{\mathrm{GNDA}}=1.71 \mathrm{~V}\right.$ to $5.5 \mathrm{~V}, \mathrm{~V}_{\mathrm{DDB}}-\mathrm{V}_{\mathrm{GNDB}}=1.71 \mathrm{~V}$ to $5.5 \mathrm{~V}, \mathrm{C}_{\mathrm{L}}=15 \mathrm{pF}, \mathrm{T}_{\mathrm{A}}=-40^{\circ} \mathrm{C}$ to $+125^{\circ} \mathrm{C}$, unless otherwise noted. Typical values are at $\mathrm{V}_{\mathrm{DDA}}-\mathrm{V}_{\mathrm{GNDA}}=3.3 \mathrm{~V}, \mathrm{~V}_{\mathrm{DDB}}-\mathrm{V}_{\mathrm{GNDB}}=3.3 \mathrm{~V}, \mathrm{~V}_{\mathrm{GNDA}}=\mathrm{V}_{\mathrm{GNDB}}, \mathrm{T}_{\mathrm{A}}=+25^{\circ} \mathrm{C}$, unless otherwise noted.) (Notes 2, 4)

| PARAMETER | SYMBOL | CONDITIONS |  | MIN | TYP | MAX | UNITS |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| Common-Mode Transient Immunity | CMTI | $1 \mathrm{~N}_{-}=\mathrm{GND}_{-}$or $\mathrm{V}_{\text {DD }}$ ( (Note 5) |  | 50 |  |  | kV/ $/ \mathrm{s}$ |
| Maximum Data Rate | $\mathrm{DR}_{\text {MAX }}$ |  |  | 25 |  |  | Mbps |
| Minimum Pulse Width | PW ${ }_{\text {MIN }}$ | IN_ to OUT_ |  |  |  | 40 | ns |
| Glitch Rejection |  | $\mathrm{IN}_{-}$to OUT_ |  | 10 | 17 | 29 | ns |
| Propagation Delay (Figure 1) | tpLH | IN_ to OUT_,$C_{L}=15 \mathrm{pF}$ | $4.5 \mathrm{~V} \leq \mathrm{V}_{\text {DD }} \leq 5.5 \mathrm{~V}$ | 16.7 | 22.6 | 30.7 | ns |
|  |  |  | $3.0 \mathrm{~V} \leq \mathrm{V}_{\text {DD_ }} \leq 3.6 \mathrm{~V}$ | 17.0 | 23.4 | 32.2 |  |

( $\mathrm{V}_{\mathrm{DDA}}-\mathrm{V}_{\mathrm{GNDA}}=1.71 \mathrm{~V}$ to $5.5 \mathrm{~V}, \mathrm{~V}_{\mathrm{DDB}}-\mathrm{V}_{\mathrm{GNDB}}=1.71 \mathrm{~V}$ to $5.5 \mathrm{~V}, \mathrm{C}_{\mathrm{L}}=15 \mathrm{pF}, \mathrm{T}_{\mathrm{A}}=-40^{\circ} \mathrm{C}$ to $+125^{\circ} \mathrm{C}$, unless otherwise noted. Typical values are at $\mathrm{V}_{\mathrm{DDA}}-\mathrm{V}_{\mathrm{GNDA}}=3.3 \mathrm{~V}, \mathrm{~V}_{\mathrm{DDB}}-\mathrm{V}_{\mathrm{GNDB}}=3.3 \mathrm{~V}, \mathrm{~V}_{\mathrm{GNDA}}=\mathrm{V}_{\mathrm{GNDB}}, \mathrm{T}_{\mathrm{A}}=+25^{\circ} \mathrm{C}$, unless otherwise noted.) (Notes 2, 4)

$\left(\mathrm{V}_{\mathrm{DDA}}-\mathrm{V}_{\mathrm{GNDA}}=1.71 \mathrm{~V}\right.$ to $5.5 \mathrm{~V}, \mathrm{~V}_{\mathrm{DDB}}-\mathrm{V}_{\mathrm{GNDB}}=1.71 \mathrm{~V}$ to $5.5 \mathrm{~V}, \mathrm{C}_{\mathrm{L}}=15 \mathrm{pF}, \mathrm{T}_{\mathrm{A}}=-40^{\circ} \mathrm{C}$ to $+125^{\circ} \mathrm{C}$, unless otherwise noted. Typical values are at $\mathrm{V}_{\mathrm{DDA}}-\mathrm{V}_{\mathrm{GNDA}}=3.3 \mathrm{~V}, \mathrm{~V}_{\mathrm{DDB}}-\mathrm{V}_{\mathrm{GNDB}}=3.3 \mathrm{~V}, \mathrm{~V}_{\mathrm{GNDA}}=\mathrm{V}_{\mathrm{GNDB}}, \mathrm{T}_{\mathrm{A}}=+25^{\circ} \mathrm{C}$, unless otherwise noted.) (Notes 2, 4)

| PARAMETER | SYMBOL | CONDITIONS | MIN | TYP | MAX | UNITS |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| (Figure 1) |  | $3.0 \mathrm{~V} \leq \mathrm{V}_{\text {DD }} \leq 3.6 \mathrm{~V}$ |  |  | 1.4 |  |
|  |  | $\begin{aligned} & 2.25 \mathrm{~V} \leq \mathrm{V}_{\mathrm{DD}_{-}} \leq \\ & 2.75 \mathrm{~V} \end{aligned}$ |  |  | 1.9 |  |
|  |  | $\begin{aligned} & 1.71 \mathrm{~V} \leq \mathrm{V}_{\mathrm{DD}_{-}} \leq \\ & 1.89 \mathrm{~V} \end{aligned}$ |  |  | 3.0 |  |


| Note 1: | General purpose devices are $100 \%$ production tested at $T_{A}=+25^{\circ} \mathrm{C}$. Specifications over temperature are guaranteed by <br> design and characterization. Automotive devices are $100 \%$ production tested at $\mathrm{T}_{A}=+25^{\circ} \mathrm{C}$ and $\mathrm{T}_{A}=+125^{\circ} \mathrm{C}$. |
| :--- | :--- |
| Note 2: | Not production tested. Guaranteed by design and characterization. |
| Note 3: | All currents into the device are positive. All currents out of the device are negative. All voltages are referenced to their <br> respective grounds (GNDA or GNDB), unless otherwise noted. |
| Note 4: | All measurements are taken with $\mathrm{V}_{\text {DDA }}=\mathrm{V}_{\text {DDB }}$, unless otherwise noted. |
| Note 5: | CMTI is the maximum sustainable common-mode voltage slew rate while maintaining the correct output. CMTI applies to <br> both rising and falling common-mode voltage edges. Tested with the transient generator connected between GNDA and <br> GNDB $\left(\mathrm{V}_{\mathrm{CM}}=1000 \mathrm{~V}\right)$. |

## ESD Protection

| PARAMETER | SYMBOL | CONDITIONS | VALUE | UNITS |
| :--- | :--- | :--- | :---: | :---: |
| ESD |  | Human Body Model, All Pins | $\pm 4$ | kV |
| ESD |  | IEC $61000-4-2$ Contact, GNDB to GNDA | $\pm 6$ | kV |

## Test Circuit and Timing Diagram



Figure 1. Test Circuit ( $A$ ) and Timing Diagram ( $B$ )

## Table 1. Insulation Characteristics

| PARAMETER | SYMBOL | CONDITIONS | VALUE | UNITS |
| :---: | :---: | :---: | :---: | :---: |
| Partial Discharge Test Voltage | VPR | Method $\mathrm{B} 1=\mathrm{V}_{\text {IORM }} \times 1.875(\mathrm{t}=1 \mathrm{~s}$, partial discharge $<5 \mathrm{pC})$ | 1182 | $V_{P}$ |
| Maximum Repetitive Peak Isolation Voltage | VIORM | (Note 6) | 630 | $V_{P}$ |
| Maximum Working Isolation Voltage | VIOWM | Continuous RMS voltage (Note 6) | 445 | $\mathrm{V}_{\text {RMS }}$ |
| Maximum Transient Isolation Voltage | $\mathrm{V}_{\text {IOTM }}$ | $\mathrm{t}=1 \mathrm{~s}($ Note 6) | 4242 | $V_{P}$ |
| Maximum Withstanding Isolation Voltage | VISO | $\mathrm{f}_{\text {SW }}=60 \mathrm{~Hz}$, duration $=60 \mathrm{~s}($ Notes 6, 7) | 3000 | $\mathrm{V}_{\text {RMS }}$ |
| Maximum Surge Isolation Voltage | VIOSM | Reinforced Insulation, test method per IEC 60065, $\mathrm{V}_{\text {TEST }}=$ $1.6 \times \mathrm{V}_{\text {IOSM }}=10,000 \mathrm{~V}_{\text {PEAK }}$ (Notes 6, 9) | 6250 | $V_{P}$ |
| Isolation Resistance | $\mathrm{RIO}_{10}$ | $\mathrm{V}_{1 \mathrm{O}}=500 \mathrm{~V}, \mathrm{~T}_{\mathrm{A}}=25^{\circ} \mathrm{C}$ | $>10^{12}$ | $\Omega$ |
|  |  | $\mathrm{V}_{1 O}=500 \mathrm{~V}, 100^{\circ} \mathrm{C} \leq \mathrm{T}_{\mathrm{A}} \leq 125^{\circ} \mathrm{C}$ | $>10^{11}$ |  |
|  |  | $\mathrm{V}_{\mathrm{IO}}=500 \mathrm{~V}, \mathrm{~T}_{\mathrm{S}}=150^{\circ} \mathrm{C}$ | $>109$ |  |
| Barrier Capacitance Side A to Side B | $\mathrm{ClO}_{10}$ | $\mathrm{f}_{\text {SW }}=1 \mathrm{MHz}($ Note 8$)$ | 1.5 | pF |
| Minimum Creepage Distance | CPG |  | 4 | mm |
| Minimum Clearance Distance | CLR |  | 4 | mm |
| Internal Clearance |  | Distance through insulation | 0.021 | mm |
| Comparative Tracking Index | CTI | Material Group II (IEC 60112) | >400 |  |
| Climate Category |  |  | 40/125/21 |  |
| Pollution Degree <br> (DIN VDE 0110, Table 1) |  |  | 2 |  |

Note 6: $\mathrm{V}_{\text {ISO }}$, $\mathrm{V}_{\text {IOWM }}, \mathrm{V}_{\text {IOTM }}, \mathrm{V}_{\text {IORM }}$, and $\mathrm{V}_{\text {IOSM }}$ are defined by the IEC 60747-5-5 standard.
Note 7: Product is qualified at $\mathrm{V}_{\text {ISO }}$ for 60 s and $100 \%$ production tested at $120 \%$ of $\mathrm{V}_{\text {ISO }}$ for 1 s .
Note 8: Capacitance is measured with all pins on the A and B sides tied together.
Note 9: Devices are immersed in oil during surge characterization.

## Safety Regulatory Approvals

| UL |
| :--- |
| The MAX22163-MAX22166 are certified under UL1577. For more details, refer to File E351759. |
| Rated up to 3000V RMS isolation voltage for single protection. |
| cUL (Equivalent to CSA notice 5A) |
| The MAX22163-MAX22166 are certified up to $3000 V_{\text {RMS }}$ for single protection. For more details, refer to File E351759. |
| VDE (Pending) |
| The MAX22163-MAX22166 are certified to DIN VDE V 0884-11: 2017-1. Reinforced Insulation, Maximum Transient Isolation <br> Voltage 4242V |

These couplers are suitable for "safe electrical insulation" only within the safety ratings. Compliance with the safety ratings shall be ensured by means of suitable protective circuits.

## Typical Operating Characteristics

$\left(\mathrm{V}_{\mathrm{DDA}}-\mathrm{V}_{\mathrm{GNDA}}=+3.3 \mathrm{~V}, \mathrm{~V}_{\mathrm{DDB}}-\mathrm{V}_{\mathrm{GNDB}}=+3.3 \mathrm{~V}, \mathrm{~V}_{\mathrm{GNDA}}=\mathrm{V}_{\mathrm{GNDB}}, \mathrm{T}_{\mathrm{A}}=+25^{\circ} \mathrm{C}\right.$, unless otherwise noted. $)$


$\left(\mathrm{V}_{\mathrm{DDA}}-\mathrm{V}_{\mathrm{GNDA}}=+3.3 \mathrm{~V}, \mathrm{~V}_{\mathrm{DDB}}-\mathrm{V}_{\mathrm{GNDB}}=+3.3 \mathrm{~V}, \mathrm{~V}_{\mathrm{GNDA}}=\mathrm{V}_{\mathrm{GNDB}}, \mathrm{T}_{\mathrm{A}}=+25^{\circ} \mathrm{C}\right.$, unless otherwise noted..$)$






$\left(\mathrm{V}_{\mathrm{DDA}}-\mathrm{V}_{\mathrm{GNDA}}=+3.3 \mathrm{~V}, \mathrm{~V}_{\mathrm{DDB}}-\mathrm{V}_{\mathrm{GNDB}}=+3.3 \mathrm{~V}, \mathrm{~V}_{\mathrm{GNDA}}=\mathrm{V}_{\mathrm{GNDB}}, \mathrm{T}_{\mathrm{A}}=+25^{\circ} \mathrm{C}\right.$, unless otherwise noted..$)$









$\left(\mathrm{V}_{\mathrm{DDA}}-\mathrm{V}_{\mathrm{GNDA}}=+3.3 \mathrm{~V}, \mathrm{~V}_{\mathrm{DDB}}-\mathrm{V}_{\mathrm{GNDB}}=+3.3 \mathrm{~V}, \mathrm{~V}_{\mathrm{GNDA}}=\mathrm{V}_{\mathrm{GNDB}}, \mathrm{T}_{\mathrm{A}}=+25^{\circ} \mathrm{C}\right.$, unless otherwise noted..$)$



Pin Configurations


## Pin Descriptions

| PIN |  |  |  | NAME | FUNCTION |
| :---: | :---: | :---: | :---: | :---: | :---: |
| MAX22163 | MAX22164 | MAX22165 | MAX22166 |  |  |
| 1 | 1 | 1 | 1 | $V_{\text {DDA }}$ | Power Supply Input for Side A. Bypass VDDA to GNDA with a $0.1 \mu \mathrm{~F}$ ceramic capacitor as close as possible to the pin. |
| 2 | 2 | 2 | 2 | IN1 | Logic Input 1 on Side A. Corresponds to Logic Output 1 on Side B. |
| 3 | 3 | 3 | 3 | IN2 | Logic Input 2 on Side A. Corresponds to Logic Output 2 on Side B. |
| 4 | 4 | 4 | 4 | IN3 | Logic Input 3 on Side A. Corresponds to Logic Output 3 on Side B. |
| 12 | 5 | 5 | 5 | IN4 | Logic Input 4 on Side A/B. Corresponds to Logic Output 4 on Side B/A. |
| 11 | 11 | 6 | 6 | IN5 | Logic Input 5 on Side A/B. Corresponds to Logic Output 5 on Side B/A. |
| 10 | 10 | 10 | 7 | IN6 | Logic Input 6 on Side A/B. Corresponds to Logic Output 6 on Side B/A. |
| 8 | 8 | 8 | 8 | GNDA | Ground Reference for Side A. |
| 9 | 9 | 9 | 9 | GNDB | Ground Reference for Side B. |
| 7 | 7 | 7 | 10 | OUT6 | Logic Output 6 on Side B/A. OUT6 is the logic output for the IN6 input on Side A/B. |
| 6 | 6 | 11 | 11 | OUT5 | Logic Output 5 on Side B/A. OUT5 is the logic output for the IN5 input on Side A/B. |
| 5 | 12 | 12 | 12 | OUT4 | Logic Output 4 on Side B/A. OUT4 is the logic output for the IN4 input on Side A/B. |
| 13 | 13 | 13 | 13 | OUT3 | Logic Output 3 on Side B. OUT3 is the logic output for the IN3 input on Side A. |
| 14 | 14 | 14 | 14 | OUT2 | Logic Output 2 on Side B. OUT2 is the logic output for the IN2 input on Side A. |
| 15 | 15 | 15 | 15 | OUT1 | Logic Output 1 on Side B. OUT1 is the logic output for the IN1 input on Side A. |
| 16 | 16 | 16 | 16 | $V_{\text {DDB }}$ | Power Supply Input for Side B. Bypass VDDB to GNDB with a $0.1 \mu \mathrm{~F}$ ceramic capacitor as close as possible to the pin. |

Functional Diagrams



## Detailed Description

The MAX22163-MAX22166 are a family of six-channel reinforced digital isolators in a 16-QSOP package, with an isolation rating of $3 \mathrm{k} V_{\mathrm{RMS}}$. This family of devices offers all possible unidirectional channel configurations to accommodate any sixchannel design.
The MAX22163 features three channels transmitting digital signals in one direction and three channels transmitting in the opposite direction for applications such as isolated microcontroller interfaces. The MAX22164 offers four channels transmitting digital signals in one direction and two channels transmitting in the opposite direction, making them ideal for applications such as isolated SPI. The MAX22165 provides five channels transmitting digital signals in one direction and one channel transmitting in the opposite direction. The MAX22166 features all six channels transmitting digital signals in one direction, which are suitable in applications such as isolated digital I/O.
The MAX22163-MAX22166 are available in a 16-pin QSOP package with 4 mm creepage and clearance, with an isolation rating of $3 \mathrm{k} \mathrm{V}_{\mathrm{RMS}}$. This family of digital isolators offers low-power operation, high electromagnetic interference (EMI) immunity, and stable temperature performance through Analog Devices' proprietary process technology. The devices isolate different ground domains and block high-voltage/high-current transients from sensitive or human interface circuitry.
Devices are available with a maximum data rate of either 25 Mbps ( $\mathrm{B} / \mathrm{E}$ version) or 200 Mbps (C/F version). The MAX2216_B/C feature default-high outputs. The MAX2216_E/F feature default-low outputs. The output assumes the default state when the input is not powered or if the input is open-circuit. The MAX22163-MAX22166 have two supply inputs (VDDA and $V_{D D B}$ ) that independently set the logic levels on either side of the device. $V_{\text {DDA }}$ and $V_{\text {DDB }}$ are referenced to GNDA and GNDB, respectively. The MAX22163-MAX22166 also feature a refresh circuit to ensure output accuracy when an input remains in the same state indefinitely.

## Digital Isolation

The family of devices provides reinforced galvanic isolation for digital signals transmitted between two ground domains. The MAX22163-MAX22166 can withstand differences of up to $3 \mathrm{kV} \mathrm{V}_{\text {RMS }}$ for up to 60 seconds, and up to $630 \mathrm{~V}_{\text {PEAK }}$ of continuous isolation.

## AEC-Q100 Qualification

Devices with /V suffix are AEC-Q100 qualified. See the Ordering Information table for all automotive grade part numbers.

## Level Shifting

The wide supply voltage range of both $V_{\text {DDA }}$ and $V_{\text {DDB }}$ allows the MAX22163-MAX22166 to be used for level translation in addition to isolation. $V_{\text {DDA }}$ and $V_{\text {DDB }}$ can be independently set to any voltage from 1.71 V to 5.5 V . The supply voltage sets the logic level on the corresponding side of the isolator.

## Unidirectional Channels

Each channel of the device is unidirectional; it only passes data in one direction, as indicated in the Functional Diagrams. All devices feature six unidirectional channels that operate independently with guaranteed data rates from DC to 25Mbps (B/E version), or from DC to 200Mbps (C/F version). The output driver of each channel is push-pull, eliminating the need for pullup resistors. The outputs are able to drive both TTL and CMOS logic inputs.

## Startup and Undervoltage Lockout

The $V_{\text {DDA }}$ and $V_{\text {DDB }}$ supplies are both internally monitored for undervoltage conditions. Undervoltage events can occur during power-up, power-down, or normal operation due to a sagging supply voltage. When an undervoltage condition is detected on either supply, all outputs go to their default states regardless of the state of the inputs, as seen in Table 2. Figure $\underline{2}$ through Figure 5 show the behavior of the outputs during power-up and power-down.

Table 2. Output Behavior During Undervoltage Conditions

| $\mathbf{V}_{\mathbf{I N}}$ | $\mathbf{V}_{\text {DDA }}$ | $\mathbf{V}_{\text {DDB }}$ | $\mathbf{V}_{\text {OUTA }}$ | High |
| :---: | :---: | :---: | :---: | :---: |
| 1 | Powered | Powered | Low | V |
| 0 | Powered | Powered | Default | Low |
| X | Undervoltage | Powered | Default | Default |
| X | Powered | Undervoltage | Default |  |

Note: ' $X$ ' is don't care.


Figure 2. Undervoltage Lockout Behavior, MAX2216_B/C, Inputs Set to High


Figure 4. Undervoltage Lockout Behavior, MAX2216_B/C, Inputs Figure 5. Undervoltage Lockout Behavior, MAX2216_E/F, Inputs Set to Low

## Safety Limit

Damage to the IC can result in a low-resistance path to ground or to the supply and, without current limiting, the MAX22163MAX22166 can dissipate excessive amounts of power. Excessive power dissipation can damage the die and thus the isolation barrier, potentially causing downstream issues. Table 3 shows the safety limits for the MAX22163-MAX22166.
The maximum safety temperature ( $T_{S}$ ) for the device is the $150^{\circ} \mathrm{C}$ maximum junction temperature specified in the Absolute Maximum Ratings. The power dissipation ( $\mathrm{P}_{\mathrm{D}}$ ) and junction-to-ambient thermal impedance ( $\theta_{\mathrm{JA}}$ ) determine the junction temperature. Thermal impedance values ( $\theta_{\mathrm{JA}}$ and $\theta_{\mathrm{JC}}$ ) are available in the Package Information section and power dissipation calculations are discussed in the Calculating Power Dissipation section. Calculate the junction temperature ( $\mathrm{T}_{\mathrm{J}}$ ) as:

$$
\mathrm{T}_{\mathrm{J}}=\mathrm{T}_{\mathrm{A}}+\left(\mathrm{P}_{\mathrm{D}} \times \theta_{\mathrm{JA}}\right)
$$

Figure 6 shows the thermal derating curve for safety limiting the power of the devices, and Figure 7 shows the thermal derating curve for safety limiting the current of the devices. Ensure the junction temperature does not exceed $150^{\circ} \mathrm{C}$.


Figure 6. Thermal Derating Curve for Safety Power Limiting


Figure 7. Thermal Derating Curve for Safety Current Limiting

Table 3. Safety Limiting Values

| PARAMETER | SYMBOL | TEST CONDITIONS | MAX | UNIT |
| :--- | :---: | :--- | :---: | :---: |
| Safety Current on Any Pin <br> (No Damage to Isolation Barrier) | $\mathrm{I}_{\mathrm{S}}$ | $\mathrm{T}_{\mathrm{J}}=150^{\circ} \mathrm{C}, \mathrm{T}_{\mathrm{A}}=25^{\circ} \mathrm{C}$ | 300 | mA |
| Total Safety Power Dissipation | $\mathrm{P}_{\mathrm{S}}$ | $\mathrm{T}_{\mathrm{J}}=150^{\circ} \mathrm{C}, \mathrm{T}_{\mathrm{A}}=25^{\circ} \mathrm{C}$ | 1123 | mW |
| Maximum Safety Temperature | $\mathrm{T}_{\mathrm{S}}$ |  | 150 | ${ }^{\circ} \mathrm{C}$ |

## Applications Information

## Power-Supply Sequencing

The MAX22163-MAX22166 do not require any special power supply sequencing. The logic levels are set independently on either side by $\mathrm{V}_{\text {DDA }}$ and $\mathrm{V}_{\text {DDB. }}$. Each supply can be present over the entire specified range regardless of the level or presence of the other supply.

## Power-Supply Decoupling

To reduce ripple and the chance of introducing data errors, bypass $V_{\text {DDA }}$ and $V_{\text {DDB }}$ with $0.1 \mu \mathrm{~F}$ low-ESR ceramic capacitors to GNDA and GNDB, respectively. Place the bypass capacitors as close to the power supply input pins as possible.

## Layout Considerations

The PCB designer should follow some critical recommendations to get the best performance from the design.

- Keep the input/output traces as short as possible. To keep signal paths low-inductance, avoid using vias.
- Have a solid ground plane underneath the high-speed signal layer.
- Keep the area underneath the devices free from ground and signal planes. Any galvanic or metallic connection between Side A and Side B defeats the isolation.


## Calculating Power Dissipation

The required current for a given supply ( $\mathrm{V}_{\mathrm{DDA}}$ or $\mathrm{V}_{\mathrm{DDB}}$ ) can be estimated by summing the current required for each channel. The supply current for a channel depends on if the channel is an input or an output, the channel's data rate, and the capacitive or resistive load if it is an output. The typical current for an input or output at any data rate can be estimated from the graphs in Figure 8 and Figure 9. Note that the data in Figure 8 and Figure 9 are extrapolated from the supply current measurements in a typical operating condition.
The total current for a single channel is the sum of the no load current (shown in Figure 8 and Figure 9), which is a function of voltage and data rate, and the load current, which depends on the type of load. Current into a capacitive load is a function of the load capacitance, switching frequency, and supply voltage.

$$
I_{C L}=C_{L} \times f_{S W} \times V_{D D}
$$

where:
$I_{C L}$ is the current required to drive the capacitive load.
$C_{L}$ is the load capacitance on the isolator's output pin.
fsw is the switching frequency (bits per second/2).
$V_{D D}$ is the supply voltage on the output side of the isolator.
Current into a resistive load depends on the load resistance, supply voltage, and average duty cycle of the data waveform. The DC load current can be conservatively estimated by assuming the output is always high.

$$
I_{R L}=V_{D D} \div R_{L}
$$

where:
$\mathrm{I}_{\mathrm{RL}}$ is the current required to drive the resistive load.
$V_{D D}$ is the supply voltage on the output side of the isolator.
$R_{L}$ is the load resistance on the isolator's output pin.
Example (shown in Figure 10): A MAX22164C is operating with $\mathrm{V}_{\text {DDA }}=2.5 \mathrm{~V}, \mathrm{~V}_{\mathrm{DDB}}=3.3 \mathrm{~V}$, channel 1 operating at 20Mbps with a $15 \mathrm{k} \Omega$ resistive load; channel 2 operating at 100 Mbps with a 10 pF capacitive load; channel 3 is not in use and the resistive load is negligible as the isolator is driving a CMOS input; channel 4 held high with a $10 \mathrm{k} \Omega$ resistive load; channel 5 operating at 50 Mbps with a $20 \mathrm{k} \Omega$ resistive load; and channel 6 operating at 200 Mbps with a 15 pF capacitive load. See Table $\underline{4}$ and Table 5 for $V_{\text {DDA }}$ and $V_{\text {DDB }}$ supply current calculation worksheets.

## $\mathrm{V}_{\text {DDA }}$ must supply (with $\mathrm{V}_{\text {DDA }}=2.5 \mathrm{~V}$ ):

- Channel 1 is an input channel operating at 2.5 V and 20 Mbps , consuming 0.35 mA , estimated from Figure 8 .
- Channel 2 is an input channel operating at 2.5 V and 100 Mbps , consuming 1.19 mA , estimated from Figure 8 .
- Channels 3 and 4 are input channels operating at 2.5 V with DC signal, consuming 0.14 mA , estimated from Figure 8 .
- Channel 5 is an output channel operating at 2.5 V and 50 Mbps , consuming 0.52 mA , estimated from Figure 9 .
- $\mathrm{I}_{\mathrm{RL}}$ on channel 5 for $20 \mathrm{k} \Omega$ resistive load at 2.5 V and switching at 50 Mbps with $50 \%$ duty cycle is 0.0625 mA .
- Channel 6 is an output channel operating at 2.5 V and 200 Mbps , consuming 1.31 mA , estimated from Figure 9 .
- $I_{C L}$ on channel 6 for 15 pF capacitive load at 2.5 V and 200 Mbps is 3.75 mA .

Total current for Side A $=7.46 \mathrm{~mA}$ (typ).
V DDB must supply (with $\mathrm{V}_{\text {DDB }}=3.3 \mathrm{~V}$ ):

- Channel 1 is an output channel operating at 3.3 V and 20 Mbps , consuming 0.40 mA , estimated from Figure 9 .
- $I_{R L}$ on channel 1 for $15 \mathrm{k} \Omega$ resistive load at 3.3 V and switching at 20 Mbps with $50 \%$ duty cycle is 0.11 mA .
- Channel 2 is an output channel operating at 3.3 V and 100 Mbps , consuming 0.96 mA , estimated from Figure 9 .
- $\mathrm{I}_{\mathrm{CL}}$ on channel 2 for 10 pF capacitive load at 3.3 V and 100 Mbps is 1.65 mA .
- Channels 3 and 4 are output channels operating at 3.3 V with DC signal, consuming 0.26 mA , estimated from Figure 9 .
- $\mathrm{I}_{\mathrm{RL}}$ on channel 4 for $10 \mathrm{k} \Omega$ resistive load held at 3.3 V is 0.33 mA .
- Channel 5 is an input channel operating at 3.3 V and 50 Mbps , consuming 0.68 mA , estimated from Figure 8 .
- Channel 6 is an input channel operating at 3.3 V and 200 Mbps , consuming 2.29 mA , estimated from Figure 8 . Total current for Side $B=6.94 \mathrm{~mA}$ (typ).


Figure 8. Supply Current Per Input Channel (Calculated)


Figure 9. Supply Current Per Output Channel (Calculated)


Figure 10. Example Circuit for Supply Current Calculation

Table 4. Side A Supply Current Calculation Worksheet

| SIDE A | $\mathrm{V}_{\text {DDA }}=2.5 \mathrm{~V}$ |  |  |  |  |  |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| CHANNEL | IN/OUT | DATA RATE (Mbps) | LOAD TYPE | LOAD | $\begin{aligned} & \text { "NO LOAD" } \\ & \text { CURRENT (mA) } \end{aligned}$ | LOAD CURRENT (mA) |
| 1 | IN | 20 |  |  | 0.35 |  |
| 2 | IN | 100 |  |  | 1.19 |  |
| 3 | IN | 0 |  |  | 0.14 |  |
| 4 | IN | 0 |  |  | 0.14 |  |
| 5 | OUT | 50 | Resistive | 20k $\Omega$ | 0.52 | $2.5 \mathrm{~V} / 20 \mathrm{k} \Omega \times 0.5=0.0625 \mathrm{~mA}$ |
| 6 | OUT | 200 | Capacitive | 15pF | 1.31 | $2.5 \mathrm{~V} \times 100 \mathrm{MHz} \times 15 \mathrm{pF}=3.75 \mathrm{~mA}$ |
| Total: 7.46 mA |  |  |  |  |  |  |

Table 5. Side B Supply Current Calculation Worksheet

| SIDE B | V $_{\text {DDB }}=3.3 \mathrm{~V}$ |  |  |  |  |  |  |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| CHANNEL | IN/OUT | DATA RATE <br> (Mbps) | LOAD TYPE | LOAD | "NO LOAD" <br> CURRENT (mA) | LOAD CURRENT (mA) |  |
| 1 | OUT | 20 | Resistive | $15 \mathrm{k} \Omega$ | 0.40 | $3.3 \mathrm{~V} / 15 \mathrm{k} \Omega \times 0.5=0.11 \mathrm{~mA}$ |  |
| 2 | OUT | 100 | Capacitive | 10 pF | 0.96 | $3.3 \mathrm{~V} \times 50 \mathrm{MHz} \times 10 \mathrm{pF}=1.65 \mathrm{~mA}$ |  |
| 3 | OUT | 0 |  |  | 0.26 |  |  |
| 4 | OUT | 0 | Resistive | $10 \mathrm{k} \Omega$ | 0.26 | $3.3 \mathrm{~V} / 10 \mathrm{k} \Omega=0.33 \mathrm{~mA}$ |  |
| 5 | IN | 50 |  |  | 0.68 |  |  |
| 6 | IN | 200 | Total: 6.94 mA |  |  |  |  |
|  |  |  |  |  |  |  |  |

## Typical Application Circuits



## Product Selector Guide



## Ordering Information

| PART NUMBER | CHANNEL CONFIGURATION | DATA RATE (Mbps) | DEFAULT OUTPUT | ISOLATION VOLTAGE (kV ${ }_{\text {RMS }}$ ) | TEMPERATURE <br> RANGE ( ${ }^{\circ} \mathrm{C}$ ) | PIN- <br> PACKAGE |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| GENERAL PURPOSE DEVICES |  |  |  |  |  |  |
| MAX22163BAEE+* | 3/3 | 25 | High | 3 | -40 to +125 | 16-QSOP |
| MAX22163CAEE+* | 3/3 | 200 | High | 3 | -40 to +125 | 16-QSOP |
| MAX22163EAEE+* | 3/3 | 25 | Low | 3 | -40 to +125 | 16-QSOP |
| MAX22163FAEE+* | 3/3 | 200 | Low | 3 | -40 to +125 | 16-QSOP |
| MAX22164BAEE+* | 4/2 | 25 | High | 3 | -40 to +125 | 16-QSOP |
| MAX22164CAEE+* | 4/2 | 200 | High | 3 | -40 to +125 | 16-QSOP |
| MAX22164EAEE+* | 4/2 | 25 | Low | 3 | -40 to +125 | 16-QSOP |
| MAX22164FAEE+* | 4/2 | 200 | Low | 3 | -40 to +125 | 16-QSOP |
| MAX22165BAEE+* | 5/1 | 25 | High | 3 | -40 to +125 | 16-QSOP |
| MAX22165CAEE+* | 5/1 | 200 | High | 3 | -40 to +125 | 16-QSOP |
| MAX22165EAEE+* | 5/1 | 25 | Low | 3 | -40 to +125 | 16-QSOP |
| MAX22165FAEE+* | 5/1 | 200 | Low | 3 | -40 to +125 | 16-QSOP |
| MAX22166BAEE+* | 6/0 | 25 | High | 3 | -40 to +125 | 16-QSOP |
| MAX22166CAEE+ | 6/0 | 200 | High | 3 | -40 to +125 | 16-QSOP |
| MAX22166EAEE+* | 6/0 | 25 | Low | 3 | -40 to +125 | 16-QSOP |
| MAX22166FAEE+* | 6/0 | 200 | Low | 3 | -40 to +125 | 16-QSOP |
| AUTOMOTIVE DEVICES |  |  |  |  |  |  |
| MAX22163BAEE/V+* | 3/3 | 25 | High | 3 | -40 to +125 | 16-QSOP |
| MAX22163CAEE/V+* | 3/3 | 200 | High | 3 | -40 to +125 | 16-QSOP |
| MAX22163EAEE/V+* | 3/3 | 25 | Low | 3 | -40 to +125 | 16-QSOP |
| MAX22163FAEE/V+* | 3/3 | 200 | Low | 3 | -40 to +125 | 16-QSOP |


| MAX22164BAEE/V+* | 4/2 | 25 | High | 3 | -40 to +125 | 16-QSOP |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| MAX22164CAEE/V+* | 4/2 | 200 | High | 3 | -40 to +125 | 16-QSOP |
| MAX22164EAEE/V+* | 4/2 | 25 | Low | 3 | -40 to +125 | 16-QSOP |
| MAX22164FAEE/V+* | 4/2 | 200 | Low | 3 | -40 to +125 | 16-QSOP |
| MAX22165BAEE/V+* | 5/1 | 25 | High | 3 | -40 to +125 | 16-QSOP |
| MAX22165CAEE+/V* | 5/1 | 200 | High | 3 | -40 to +125 | 16-QSOP |
| MAX22165EAEE+/V* | 5/1 | 25 | Low | 3 | -40 to +125 | 16-QSOP |
| MAX22165FAEE+/V* | 5/1 | 200 | Low | 3 | -40 to +125 | 16-QSOP |
| MAX22166BAEE+/V* | 6/0 | 25 | High | 3 | -40 to +125 | 16-QSOP |
| MAX22166CAEE+/V* | 6/0 | 200 | High | 3 | -40 to +125 | 16-QSOP |
| MAX22166EAEE+/V* | 6/0 | 25 | Low | 3 | -40 to +125 | 16-QSOP |
| MAX22166FAEE+/V* | 6/0 | 200 | Low | 3 | -40 to +125 | 16-QSOP |

*Future product - contact Analog Devices for availability.
+Denotes a lead (Pb)-free/RoHS-compliant package.
/V Denotes an automotive qualified part.

## Chip Information

PROCESS: BiCMOS

## Revision History

| REVISION <br> NUMBER | REVISION <br> DATE | DESCRIPTION | PAGES <br> CHANGED |
| :---: | :---: | :--- | :--- | :---: |
| 0 | $10 / 21$ | Initial Release | - |

Information furnished by Analog Devices is believed to be accurate and reliable. However, no responsibility is assumed by Analog Devices for its use, nor for any infringements of patents or other rights of third parties that may result from its use. Specifications subject to change without notice. No license is granted by implication or otherwise under any patent or patent rights of Analog Devices. Trademarks and registered trademarks are the property of their respective owners.

