## MAX22256/MAX22258

## Product Highlights

- Simple, Flexible Design
- 5 V to 36 V Supply Range
- Up to $91 \%$ Efficiency
- Provides over 15W to Transformer
- Undervoltage Lockout
- Internal or External Clock Source
- Synchronous Clock Output (MAX22258)
- Programmable Overcurrent Threshold
- 30ns to 200ns Adjustable Deadtime (MAX22258)
- Robust Integrated System Protection
- Fault Detection and Indication
- Overcurrent Limiting up to 1 A
- Over-Temperature Protection
- Precision Internal Clock Source ( $\pm 6 \%$ ) Prevents Excessive Transformer Core Losses Due to Frequency Shift
- Wide Temperature Range: $-40^{\circ} \mathrm{C}$ to $+125^{\circ} \mathrm{C}$
- Space Savings
- Small 3mm x 3mm 10-Pin TDFN Package (MAX22256A/B/C) with 0.5 mm Pitch
- Small $4 \mathrm{~mm} \times 5 \mathrm{~mm}$ 14-Pin TSSOP Package (MAX22258) with 0.65 mm Pitch


## Key Applications

- Isolated Motor Drive Gate Power Supply The MAX22256/MAX22258 family provides a simple solution for making isolated power supplies over 15W. These devices drive a transformer's primary coil with up to $650 \mathrm{~mA}_{\text {RMS }}$ of current from a wide 5 V to 36 V DC supply. The MAX22256B/C are optimized for LLC-type resonant topology, improving efficiency, and reducing switching noise.
- Isolated +24 V PLC Field Supply

The MAX22256/MAX22258 family features a resistor-adjustable current limit that allows indirect limiting of the secondary-side load current and protects the primary power source in the event of secondary- or field-side failure.

## Simplified Application Diagram



## Pin Description



A FAULT output alerts the main controller during an over-temperature or over-current condition. These devices feature a low-power mode to reduce the overall supply current to 0.7 mA (typ) when the driver is not in use.
The device can be operated using the accurate internal oscillator or driven by an external clock to synchronize multiple devices and precisely set the switching frequency.

## Ordering Information appears at end of data sheet.

Absolute Maximum Ratings
$V_{D D}$ to GND .......................................................-0.3V to 40V
$\overline{\text { FAULT }}$ to GND ..... -0.3 V to 40 V
ST1, ST2

$\qquad$
$-0.3 V$ to $V_{D D}+0.3 V$
$\qquad$
CLKO to GND (MAX22258). LKO to GND (MAX22258)...................................-0.3V to 6V-0.3 V to 6 VITH to GND..............................-0.3V to MIN (VDD $+0.3 \mathrm{~V}, 6 \mathrm{~V})$DTC to GND (MAX22258) ..... -0.3V to MIN (VD $+0.3 \mathrm{~V}, 5.3 \mathrm{~V}$ )
FAULT Continuous Current

$\qquad$ ..... 50 mA
ST1, ST2 Continuous Current ..... $\pm 1.1 \mathrm{~A}$

| Continuous Power Dissipation Multilayer Board |
| :---: |
| $\mathrm{T} 1033+3 \mathrm{C}\left(\mathrm{T}_{\mathrm{A}}=+70^{\circ} \mathrm{C}\right.$, derate $24.4 \mathrm{~mW} /{ }^{\circ} \mathrm{C}$ above $\left.+70^{\circ} \mathrm{C}\right)$ |
| 2 mW |
| U14E $+3 \mathrm{C}\left(\mathrm{T}_{\mathrm{A}}=+70^{\circ} \mathrm{C}\right.$, derate $25.6 \mathrm{~mW} /{ }^{\circ} \mathrm{C}$ above $\left.+70^{\circ} \mathrm{C}\right)$ |
| 2051.3 mW |
| Operating Temperature Range ................. $40^{\circ} \mathrm{C}$ to $+125^{\circ} \mathrm{C}$ |
| Junction Temperature ........................................ $+150^{\circ} \mathrm{C}$ |
| Storage Temperature Range ................... $-65^{\circ} \mathrm{C}$ to $+150^{\circ} \mathrm{C}$ |
| Soldering Temperature (reflow)............................. $260^{\circ} \mathrm{C}$ |

Stresses beyond those listed under "Absolute Maximum Ratings" may cause permanent damage to the device. These are stress ratings only, and functional operation of the device at these or any other conditions beyond those indicated in the operational sections of the specifications is not implied. Exposure to absolute maximum rating conditions for extended periods may affect device reliability.

## Package Information

## 10-pin TDFN-EP (3mm x 3mm)

| Package Code | $\mathrm{T} 1033+1 \mathrm{C}$ |
| :--- | :--- |
| Outline Number | $\underline{21-0137}$ |
| Land Pattern Number | $\underline{90-0003}$ |
| Thermal Resistance, Single-Layer Board: | $54^{\circ} \mathrm{C} / \mathrm{W}$ |
| Junction-to-Ambient $\left(\theta_{\mathrm{JA}}\right)$ | $9^{\circ} \mathrm{C} / \mathrm{W}$ |
| Junction-to-Case Thermal Resistance $\left(\theta_{\mathrm{JC}}\right)$ |  |
| Thermal Resistance, Four-Layer Board: | $41^{\circ} \mathrm{C} / \mathrm{W}$ |
| Junction-to-Ambient $\left(\theta_{\mathrm{JA}}\right)$ | $9^{\circ} \mathrm{C} / \mathrm{W}$ |
| Junction-to-Case Thermal Resistance $\left(\theta_{\mathrm{JC}}\right)$ |  |

## 14-pin TSSOP-EP ( $4 \mathrm{~mm} \times 5 \mathrm{~mm}$ )

| Package Code | $\mathrm{U} 14 \mathrm{E}+3 \mathrm{C}$ |
| :--- | :--- |
| Outline Number | $\underline{\underline{90-0108}}$ |
| Land Pattern Number | $\underline{90-0119}$ |
| Thermal Resistance, Single-Layer Board: | $48^{\circ} \mathrm{C} / \mathrm{W}$ |
| Junction-to-Ambient $\left(\theta_{\mathrm{JA}}\right)$ | $3^{\circ} \mathrm{C} / \mathrm{W}$ |
| Junction-to-Case Thermal Resistance ( $\left.\theta_{\mathrm{JC}}\right)$ | $39^{\circ} \mathrm{C} / \mathrm{W}$ |
| Thermal Resistance, Four-Layer Board: | $3^{\circ} \mathrm{C} / \mathrm{W}$ |
| Junction-to-Ambient $\left(\theta_{\mathrm{JA}}\right)$ |  |
| Junction-to-Case Thermal Resistance $\left(\theta_{\mathrm{JC}}\right)$ |  |

Package thermal resistances were obtained using the method described in JEDEC specification JESD517. For detailed information on package thermal considerations, refer to www.maximintegrated.com/thermal-tutorial.

## Electrical Characteristics

$\left(V_{D D}=5 \mathrm{~V}\right.$ to $36 \mathrm{~V}, \overline{\mathrm{EN}}=\mathrm{Low}, \mathrm{T}_{\mathrm{A}}=-40^{\circ} \mathrm{C}$ to $+125^{\circ} \mathrm{C}$, unless otherwise noted. Typical values are at $\mathrm{V}_{\mathrm{DD}}=24 \mathrm{~V}, \mathrm{~T}_{\mathrm{A}}=+25^{\circ} \mathrm{C}$.) (Note 1))

$\left(V_{D D}=5 \mathrm{~V}\right.$ to $36 \mathrm{~V}, \overline{\mathrm{EN}}=\mathrm{Low}, \mathrm{T}_{\mathrm{A}}=-40^{\circ} \mathrm{C}$ to $+125^{\circ} \mathrm{C}$, unless otherwise noted. Typical values are at $\mathrm{V}_{\mathrm{DD}}=24 \mathrm{~V}, \mathrm{~T}_{\mathrm{A}}=+25^{\circ} \mathrm{C}$.) (Note 1))

| PARAMETER | SYMBOL | CONDITIONS |  | MIN | TYP | MAX | UNITS |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| ST1/ST2 Rise Time | $t_{\text {RISE }}$ | $\mathrm{R}_{\mathrm{L}}=1 \mathrm{k} \Omega, \mathrm{C}_{\mathrm{L}}=50 \mathrm{pF}$, Figure 1 (Note 2) |  |  | 3 | 6 | ns |
| ST1/ST2 Fall Time | $\mathrm{t}_{\text {FALL }}$ | $\mathrm{R}_{\mathrm{L}}=1 \mathrm{k} \Omega, \mathrm{C}_{\mathrm{L}}=50 \mathrm{pF}$, Figure 1 (Note 2) |  |  | 3 | 6 | ns |
| Fixed Dead Time | tDT_FIX | Figure 1 | MAX22256A | 27 | 30 | 33 | ns |
|  |  |  | MAX22256B | 54 | 60 | 66 |  |
|  |  |  | MAX22256C | 92 | 100 | 108 |  |
| Adjustable Dead Time | tDT_ADJ | (MAX22258 only) Figure 1 | $\mathrm{R}_{\text {DTC }}=12 \mathrm{k} \Omega$ | 29 | 35 | 41 | ns |
|  |  |  | $\mathrm{R}_{\text {DTC }}=82 \mathrm{k} \Omega$ | 160 | 200 | 240 |  |
| Adjustable Dead Time Accuracy |  | $12 \mathrm{k} \Omega \leq \mathrm{R}_{\text {DTC_EXT }} \leq 82 \mathrm{k} \Omega$ |  | -20 |  | +20 | \% |
| Watchdog Timeout | twDG |  |  | 29 | 32 | 35 | $\mu \mathrm{s}$ |
| Current Limit Blanking Time | ${ }^{\text {t BLANK }}$ | Figure 2 |  | 2.0 | 2.4 | 2.8 | ms |
| Current Limit Autoretry Time | $t_{\text {RETRY }}$ | Figure 2 |  | 68 | 76 | 84 | ms |

Note 1: All units are production tested at $\mathrm{T}_{\mathrm{A}}=+25^{\circ} \mathrm{C}$. Specifications over temperature are guaranteed by design.
Note 2: Guaranteed by design. Not production tested.
Timing Diagrams

|  | (A) <br> (B) |
| :---: | :---: |
|  | (C) |

Figure 1. Test Circuits (A and B) and Timing Diagram (C) for Rise, Fall, and Dead Times
$\square$
Figure 2. Timing Diagram for Current Limiting

## Typical Operating Characteristics

$V_{D D}=24 \mathrm{~V}, C L K I=G N D, T_{A}=+25^{\circ} \mathrm{C}$, unless otherwise noted.










CLKI, CLKO WAVEFORM


## Pin Configurations




## Pin Descriptions

| PIN |  | NAME | FUNCTION |
| :---: | :---: | :---: | :---: |
| MAX22256 | MAX22258 |  |  |
| 1, 2 | 1, 2 | $V_{D D}$ | Power Supply Input. Bypass $\mathrm{V}_{\mathrm{DD}}$ to ground with a $0.1 \mu \mathrm{~F}$ capacitor and a $10 \mu \mathrm{~F}$ capacitor as close as possible to the device. |
| - | 3 | CLKO | Open-Drain Clock Output. Connect CLKO to an external device(s) to provide a synchronous clock. |
| 3 | 4 | CLKI | Clock Input. Connect CLKI to GND to enable internal clocking. Apply a clock signal to CLKI to enable external clocking. See the Internal Oscillator and External Clock section for more information. |
| 4 | 5 | EN | Active-Low Enable Input. Drive $\overline{\mathrm{EN}}$ low to enable the device. Drive $\overline{\mathrm{EN}}$ high to disable the device. CLKO on the MAX22258 is not disabled when EN is high. |
| 5 | 6 | ITH | Overcurrent Threshold Adjustment. Connect a resistor ( $\mathrm{R}_{\mathrm{LIM}}$ ) from ITH to GND to set the overcurrent threshold for the ST1 and ST2 outputs. Do not exceed 10pF of capacitance to GND on ITH. See the Overcurrent Limiting section for more information. |
| 6 | 10 | FAULT | Open-Drain Fault Output. FAULT asserts during an overcurrent and/or thermal shutdown event. FAULT is high impedance during normal operation. |


| - | 9 | DTC | Dead Time Control. Connect a resistor from DTC to GND (RTC) to set the dead time <br> between ST1 and ST2 during normal operation. See the Dead Time Control section for <br> more information. |
| :---: | :---: | :---: | :--- |
| 7,9 | 11,13 | GND | Ground |
| 8 | 12 | ST2 | Transformer Drive Output 2 |
| 10 | 14 | ST1 | Transformer Drive Output 1 |
| EP | EP | EP | Exposed Pad. Internally connected to GND. Connect EP to a large ground plane to <br> maximize thermal performance. Do not use EP as the main ground connection. |
| - | 7,8 | N.C. | Not Connected. Not internally connected. |

Functional Diagrams


## Driver for Isolated Supplies



## Detailed Description

The MAX22256/MAX22258 integrated primary-side controllers and H-bridge drivers for isolated power-supply circuits feature a precision on-board oscillator, protection circuitry, and internal MOSFETs to provide up to 650mARMS of current to the primary winding of a transformer. These devices feature an internal 450 kHz (typ) oscillator and can also be driven by an external clock to synchronize multiple devices and control EMI. An internal flip-flop stage guarantees a fixed 50\% duty-cycle to prevent DC current flow in the transformer as long as the clock period is constant.

The MAX22256/MAX22258 operate from a wide single-supply voltage range from 5 V to 36 V and include undervoltage lockout for controlled startup. Break-before-make switching is integrated to prevent cross-conduction of the H -bridge MOSFETs. A resistor-adjustable overcurrent limit allows primary-side limiting of load currents on the transformer's secondary side and thermal shutdown circuitry provides additional protection against excessive power dissipation.
The MAX22256A features a 30ns (typ) dead time for conventional H-bridge switching topologies. The MAX22256B/C feature a fixed dead time of 60ns (typ) and 100ns (typ), respectively, and are optimized for the zero-voltage switching of an LLC topology. The MAX22258 features a resistor-programmable dead time and a synchronized clock output (CLKO).

## Isolated Power Supply

The MAX22256/MAX22258 allow a versatile range of secondary side rectification circuits. Select the primary-tosecondary transformer winding ratio to adjust the isolated output voltage. The MAX22256/MAX22258 drive the primary side of the transformer with up to $650 \mathrm{~mA}_{\mathrm{RMS}}$ of current with a supply up to +36 V .

## Power-Up and Undervoltage Lockout

The MAX22256/MAX22258 feature a 4.65V (typ) undervoltage lockout threshold to ensure a controlled state during power-up and to prevent operation before the oscillator has stabilized. During power-up and normal operation, if the $\mathrm{V}_{\mathrm{DD}}$ supply voltage drops below VUVLO, the undervoltage-lockout protection forces the device into disable mode. ST1 and ST2 are high impedance in disable mode.

## Low-Power Disable Mode

Drive the $\overline{\mathrm{EN}}$ input high to put the MAX22256/MAX22258 into low-power disabled mode. ST1 and ST2 are high impedance when $\overline{\mathrm{EN}}$ is high. CLKO on the MAX22258 is not disabled when $\overline{\mathrm{EN}}$ is high.
Drive $\overline{\mathrm{EN}}$ low for normal operation.

## Dead Time Control

The MAX22256 features a fixed precision dead time. The MAX22256A features a 30ns (typ) dead time for conventional H-bridge switching topologies. The MAX22256B and MAX22256C feature a fixed dead time (tDEAD_FIX) of 60ns (typ) and 100ns (typ), respectively, and are optimized for the zero-voltage switching of an LLC topology.
The MAX22258 features a resistor-adjustable dead time (tDEAD). Connect a resistor between the DTC pin and GND ( $R_{\text {DTC }}$ ) to set the dead time. Calculate the DTC resistance for as:

$$
\mathrm{R}_{\mathrm{DTC}}(\mathrm{k} \Omega)=\left(1.2 \times \mathrm{t}_{\text {DEAD }}\right) \times\left(333 \times 10^{9}\right)
$$

## Transients on ST1/ST2 During the Dead Time

During the dead time, the voltage at the ST1 and ST2 pins may temporarily exceed the Absolute Maximum Ratings due to the inductive load presented by the transformer. This transient voltage will not damage the device.

## Internal Oscillator and External Clock

The MAX22256/MAX22258 feature an internal oscillator that drives the H -bridge when the CLKI is low for the $32 \mu \mathrm{~s}$ (typ) watchdog timeout. When the internal oscillator is enabled, the ST1 and ST2 outputs switch at 450 kHz (typ).

To use the device with a switching frequency other than 450 kHz (typ), connect an external clock source to CLKI. The MAX22256/MAX22258 switch on the rising edge of the external clock signal and an internal flip-flop divides the external clock by two to generate a switching signal with a $50 \%$ duty cycle. As a result, the ST1 and ST2 outputs switch at onehalf the frequency of the clock signal at CLKI.

The MAX22258 also includes an open-drain clock output (CLKO) that can be used to synchronize multiple devices. CLKO switches at the 450 kHz (typ) switching frequency when CLKI is low, or at the frequency of the external clock frequency applied to CLKI.

## Watchdog

A stalled clock can cause excessive DC current to flow through the primary winding of the transformer when ST1 and ST2 stop switching. The MAX22256/MAX22258 feature an internal watchdog circuit to prevent damage from this condition. When the CLKI input stops switching for the $32 \mu \mathrm{~s}$ (typ) watchdog timeout, the device uses the internal oscillator to switch ST1 and ST2. ST1 and ST2 switch at 450 kHz (typ) when CLKI is low.

## Overcurrent Limiting

The MAX22256/MAX22258 limit the ST1/ST2 output current up to 1A. Connect an external resistor ( $\mathrm{R}_{\text {LIM }}$ ) between the ITH pin and GND to set the current limit. Use the following equation to calculate the $\mathrm{R}_{\text {LIM }}$ resistance for the desired current limit:

$$
\mathrm{R}_{\mathrm{LIM}}(\mathrm{k} \Omega)=\frac{1.2 \times 10^{3}}{\mathrm{I}_{\mathrm{LIM}}(\mathrm{~mA})}
$$

where ILIM is the desired current threshold in the range of $200 \mathrm{~mA} \leq$ ILIM $\leq 1000 \mathrm{~mA}$ (typ). Use a $1 \%$ resistor for R $_{\text {LIM }}$ for increased accuracy. Ensure that the overcurrent threshold set by RLIM is at least $40 \%$ higher than the expected maximum operating current.
When the load current exceeds the limit for longer than the 2.4 ms (typ) blanking time, the ST1 and ST2 driver outputs are disabled and FAULT asserts. ST1 and ST2 are reenabled (and FAULT deasserts) after the 76 ms (typ) autoretry time. If the overcurrent condition has been removed, ST1 and ST2, and FAULT operate normally. If the overcurrent condition persists, however, the driver outputs are re-disabled and FAULT reasserts. This autoretry cycle continues until the load current is reduced. The duty cycle of the load current and FAULT output is approximately $3 \%$ when a continuous fault condition is present.

## FAULT Output

The open-drain $\overline{\text { FAULT }}$ output asserts when an overcurrent event is detected on the MAX22256/MAX22258 and/or when the device is in thermal shutdown.
When the load current exceeds the set overcurrent limit threshold, the ST1 and ST2 driver outputs are disabled and FAULT is asserted. FAULT deasserts when the ST1 and ST2 driver outputs are reenabled after the autoretry delay, but is then reasserted, as the driver outputs are re-disabled, if the overcurrent condition has not been removed. As a result, FAULT may toggle during a continuous overcurrent condition.
FAULT is continuously asserted for the entire duration of an overtemperature/thermal shutdown event.

## Thermal Shutdown

The MAX22256/MAX22258 are protected from thermal damage with an integrated thermal-shutdown circuit. When the junction temperature of the devices exceeds the $+160^{\circ} \mathrm{C}$ (typ) thermal shutdown threshold, ST1 and ST2 are disabled and FAULT asserts. CLKO on the MAX22258 is not disabled during an thermal shutdown.
The driver outputs are reenabled and $\overline{\text { FAULT }}$ deasserts when the junction temperature falls the $10^{\circ} \mathrm{C}$ (typ) thermal shutdown hysteresis.

Compact, 36V H-Bridge Transformer
Driver for Isolated Supplies

## Typical Application Circuits




Ordering Information

| PART NUMBER | $\begin{aligned} & \text { DEAD TIME } \\ & \text { (ns) } \\ & \hline \end{aligned}$ | $\begin{aligned} & \hline \text { CLOCK } \\ & \text { OUTPUT } \end{aligned}$ | ADJUSTABLE DEAD TIME | TEMP RANGE | PIN-PACKAGE |
| :---: | :---: | :---: | :---: | :---: | :---: |
| MAX22256AATB+ | 30 | NO | NO | $-40^{\circ} \mathrm{C}$ to $+125^{\circ} \mathrm{C}$ | 10 TDFN-EP |
| MAX22256AATB+T | 30 | NO | NO | $-40^{\circ} \mathrm{C}$ to $+125^{\circ} \mathrm{C}$ | 10 TDFN-EP |
| MAX22256BATB+* | 60 | NO | NO | $-40^{\circ} \mathrm{C}$ to $+125^{\circ} \mathrm{C}$ | 10 TDFN-EP |
| MAX22256BATB+T* | 60 | NO | NO | $-40^{\circ} \mathrm{C}$ to $+125^{\circ} \mathrm{C}$ | 10 TDFN-EP |
| MAX22256CATB+* | 100 | NO | NO | $-40^{\circ} \mathrm{C}$ to $+125^{\circ} \mathrm{C}$ | 10 TDFN-EP |
| MAX22256CATB+T* | 100 | NO | NO | $-40^{\circ} \mathrm{C}$ to $+125^{\circ} \mathrm{C}$ | 10 TDFN-EP |
| MAX22258AUD+ | ADJ | YES | YES | $-40^{\circ} \mathrm{C}$ to $+125^{\circ} \mathrm{C}$ | 14 TSSOP-EP |
| MAX22258AUD+T | ADJ | YES | YES | $-40^{\circ} \mathrm{C}$ to $+125^{\circ} \mathrm{C}$ | 14 TSSOP-EP |

+Denotes a lead(Pb)-free/RoHS-compliant package.
$E P=$ Exposed pad
*Future Product-contact factory for availability

Chip Information
PROCESS: BiCMOS

Revision History

| REVISION <br> NUMBER | REVISION <br> DATE | DESCRIPTION | PAGES <br> CHANGED |
| :---: | :---: | :--- | :---: | :---: |
| 0 | $2 / 22$ | Release for Market Intro | - |
| 1 | $3 / 22$ | Removed future product designations for MAX22258AUD+ and MAX22258AUD+T in <br> the Ordering Information table | 13 |

