

MAX25540

Automotive 4-Output Display Power Solution

General Description

The MAX25540 is a 4-channel power-management IC designed to accommodate the main rails used in modern automotive TFT displays. The IC supports the power requirement of GMSL parts. The MAX25540 and the MAX25530 TFT power supply and LED backlight driver combine to provide a two-chip solution to automotive display power supply requirements.

The MAX25540 integrates a high-voltage buck converter that transforms battery voltages into a 3.3V intermediate rail. In addition, a high-voltage, always-on, low-quiescent-current linear regulator supplies power at 3.3V.

The low-voltage section consists of a fully-integrated DC/DC converter and an LDO running off the intermediate rail. The low-voltage DC/DC converter provides 1V, while the LDO produces 1.8V.

A single START control pin initiates the start-up sequence, thereby simplifying device control. The MAX25540's external pMOSFET control block allows battery voltage to be switched to a downstream device, such as a backlight boost converter.

The MAX25540 is available in a TQFN package and operates in the -40°C to 105°C temperature range.

Applications

- Infotainment Displays
- Central Information Displays
- Instrument Clusters


Benefits and Features

- High Integration
 - Complete Display Power Solution from Automotive Battery
 - One High-Voltage 2.1A Buck Converter (3.3V)
 - One High-Voltage 100mA Low-I_Q Linear Regulator (3.3V)
 - One Low-Voltage 1.6A Buck Converter (1V)
 - One 175mA Low-Voltage Linear Regulator (1.8V)
 - Power-Good Outputs
- Robust and Low EMI
 - Programmable Switching Frequency
 - Internal Spread-Spectrum Oscillator
 - Slew-Rate Controlled Switching
 - Thermal Shutdown Protection
- Supports the Power Requirement of GMSL Parts
- Compact TQFN20 4mm x 4mm Package
- AECQ100 Grade 2

Ordering Information appears at end of data sheet.

MAX25540

Simplified Block Diagram



Absolute Maximum Ratings

BATT, PGATE to GND0.3V to 40V
LXC, V33, LDO2 to GND0.3V to V5 + 0.3V
START, WAKE to GND0.3V to +6V
RT, FIN to GND0.3V to BIAS + 0.3V
PGB, PGOOD, PG1, BIAS, V5, LDO1 to GND0.3V to +6V
PGND to GND0.3V to +0.3V
LX, LXC Short-Circuit Duration to Continuous
BSTB to LX0.3V to +6V
LX to GND0.3V to $V_{\mbox{BATT}}$ + 0.3V

Continuous Power Dissipation (Single-Layer Board) ($T_A = +70^{\circ}C$, derate 20.8mW/°C above +70°C.)
Continuous Power Dissipation (Multilayer Board) ($T_A = +70^{\circ}C$, derate $30.3mW/^{\circ}C$ above $+70^{\circ}C$.)
Operating Temperature Range40°C to 105°C
Junction Temperature+150°C
Storage Temperature Range40°C to +150°C
Soldering Temperature (reflow) +260°C

Stresses beyond those listed under "Absolute Maximum Ratings" may cause permanent damage to the device. These are stress ratings only, and functional operation of the device at these or any other conditions beyond those indicated in the operational sections of the specifications is not implied. Exposure to absolute maximum rating conditions for extended periods may affect device reliability.

Package Information

TQFN

Package Code	T2044+4C				
Outline Number	<u>21-100172</u>				
Land Pattern Number	<u>90-0409</u>				
Thermal Resistance, Single-Layer Board:					
Junction-to-Ambient (θ _{JA})	48				
Junction-to-Case Thermal Resistance (θ_{JC})	2				
Thermal Resistance, Four-Layer Board:					
Junction-to-Ambient (θ _{JA})	33				
Junction-to-Case (θ _{JC})	2				

For the latest package outline information and land patterns (footprints), go to <u>www.maximintegrated.com/packages</u>. Note that a "+", "#", or "-" in the package code indicates RoHS status only. Package drawings may show a different suffix character, but the drawing pertains to the package regardless of RoHS status.

Package thermal resistances were obtained using the method described in JEDEC specification JESD51-7, using a fourlayer board. For detailed information on package thermal considerations, refer to <u>www.maximintegrated.com/thermal-tutorial</u>.

Electrical Characteristics

 $(V_{BATT} = 12V, T_A = T_j = -40^{\circ}C$ to +105°C unless otherwise noted. Typical values are at +25°C under normal conditions unless otherwise noted Limits over the operating temperature range and relevant supply voltage range are guaranteed by design and characterization.

PARAMETER	SYMBOL	CONDITIONS	MIN	TYP	MAX	UNITS
POWER INPUT						
Input Voltage Denge			3.5		36	V
Input Voltage Range		<1s	36		40	v
Operating Supply Current	I _{SUP}	No load, no switching, START = WAKE = 1		4.5	8	mA
Standby Supply Current	ISTDBY	START = WAKE = 0, only LDO1 active with no load, V _{BATT} = 12V		14.5	25.5	μA
Undervoltage Lockout, Rising	BATTUVLO _R			3	3.45	V
Undervoltage Lockout, Falling	BATTUVLO _F		2.5	2.9		V

(V _{BATT} = 12V, T _A = T _j = -40°C to +105°C unless otherwise noted. Typical values are at +25°C under normal conditions unless otherwise
noted. Limits over the operating temperature range and relevant supply voltage range are guaranteed by design and characterization.)


PARAMETER	SYMBOL	CONDITIONS	MIN	TYP	MAX	UNITS
Thermal Shutdown, Rising	TSHDNR			160		°C
Thermal Shutdown, Falling	TSHDN _F			140		°C
BIAS REGULATOR						
BIAS Output Voltage		V _{BATT} > 6V		3.3		V
HIGH-VOLTAGE BUCK	CONVERTER					•
Output Voltage	OUT HV33	Output current range 0A to 1.2A	3.234	3.3	3.366	V
		$R_{RT} = 10k\Omega \pm 1\%$	360	400	440	
Switching Frequency	f _{SW}	$R_{\rm RT} = 30 k\Omega \pm 1\%$	2000	2200	2400	kHz
Switching Frequency Dither				+ 3		%
High-Side Switch On- Resistance	HS _{RON_H}	I _{LX} = 0.5A		0.09	0.2	Ω
Current-Limit Threshold	HSILIM		2.4	3	4	А
Line Regulation		V _{BATT} 6V to 36V, I _{LOAD} 1.2A		83		μV/V
Load Regulation		Output current range 0A to 2.1A		8.8		mV
Soft-Start Time	T _{SS_H}			2.2	2.35	ms
PGB Threshold, V5 Rising	UV _{V5R}		93	95	97.6	%
PGB Threshold, V5 Falling	UV _{V5F}		90	92	94.5	%
PGB Debounce Time				20		μs
Maximum Duty-Cycle			98	99		%
Minimum On-Time	t _{ON_MIN}			60		ns
LOW-VOLTAGE BUCK	ONVERTER	·				
Input Voltage Range			3.234	5	5.25	V
Output Voltage	OUT _{L11}	Full output current range (0 to 1.6A)	0.98	1	1.02	V
Switching Frequency	fsw	R _{RT} = 30kΩ	2000	2200	2400	kHz
Switching Frequency Dither				+ 3		%
High-Side Switch On- Resistance	R _{PCH}			0.1	0.25	Ω
Low-Side Switch On- Resistance	R _{NCH}			0.08	0.135	Ω
Current-Limit Threshold	ILIM _{V33}		1.8	2.3	3.7	A
Load Regulation		Output current range 0A to 1.6A		2		mV
Soft-Start Time	TSS _{V33}			1	1.1	ms
V ₃₃ Power-Good Threshold, Rising			93	95	97.5	%
V33 Power-Good Threshold, Falling			89.8	92	94.5	%
Maximum Duty Cycle					100	%
HIGH-VOLTAGE LINEAR	REGULATOR	(LDO1)				
LDO1 Output Voltage		0 to 50mA output current	3.234	3.3	3.366	V

PARAMETER	SYMBOL	CONDITIONS	MIN	TYP	MAX	UNITS
LDO1 Current Limit			100		300	mA
Dropout Voltage		I _{LDO1} = 75mA			0.21	V
Line Regulation		$I_{LDO1} = 50$ mA, V_{BATT} 4V to 36V		170		μV/V
Load Regulation		Full output current range, 1 to 100mA		6.8		mV
PG1 Threshold, Rising				3.05	3.15	V
PG1 Threshold, Falling			2.87	3		V
LOW-VOLTAGE LINEAR	REGULATOR	(LDO2)				•
LDO2 Output Voltage			1.762	1.8	1.836	V
LDO2 Current Limit		V _{LDO2} 10% below regulation point	175	250	320	mA
Load Regulation		Full output current range (0 to 100mA)		6.7		mV
Soft-Start Time	TSS _{LDO2}			1	1.1	ms
LDO2 Power-Good Threshold, Rising			93	95	97.5	%
LDO2 Power-Good Threshold, Falling			90	92	94.5	%
PGATE OUTPUT						
PGATE Pulldown Current			115	200	300	μA
PGATE Leakage Current		V _{PGATE} = 12V		0.1	1	μA
LOGIC INPUTS AND OU	TPUTS					
WAKE, START, FIN Input High Level			2			V
WAKE, START, FIN Input Low Level					0.7	V
WAKE, START, FIN Input Leakage Current				0.1	1	μA
PG1, PGB, PGOOD Output Low Voltage		Sinking 2mA			0.4	V
PG1, PGB, PGOOD Leakage Current		25°C Ambient Temperature		0.1	1	μA


 $(V_{BATT} = 12V, T_A = T_j = -40^{\circ}C$ to $+105^{\circ}C$ unless otherwise noted. Typical values are at $+25^{\circ}C$ under normal conditions unless otherwise noted. Limits over the operating temperature range and relevant supply voltage range are guaranteed by design and characterization.)


Typical Operating Characteristics


(V_{BATT} = +12V, T_A = +25°C, unless otherwise noted.)





(V_{BATT} = +12V, T_A = +25°C, unless otherwise noted.)
























(V_{BATT} = +12V, T_A = +25°C, unless otherwise noted.)




Analog Devices | 8

MAX25540

TOC29


40 60 80 100

(V_{BATT} = +12V, T_A = +25°C, unless otherwise noted.)



Pin Configurations

MAX25540



Pin Descriptions

	-							
PIN	NAME	FUNCTION						
1	I.C.	Internally connected. Connect to GND.						
2	PGOOD	Sequence Error Output (Open-Drain). When low, this pin indicates that the power-on sequence was not completed successfully or that one of the regulators (V5, V33, or LDO2) is out of regulation.						
3	PGB	Open-Drain Power-Good Output for high-voltage buck converter.						
4	PG1	Open-Drain Power-Good Output for high-voltage linear regulator.						
5	FIN	Active-Low Fault-In Input. When FIN goes low, the PGATE output is disabled. If unused, connect FIN to GND.						
6	START	Active-High Sequence Start Pin. When START is taken high, the power-on sequence is initiated. When START goes low, the power-off sequence is executed. Connect START and WAKE together.						
7	Wake Input, Connect to START, When both WAKE and START are low, the IC is in low-guiesce							
8	BIAS	Output of Internal Bias Regulator for the High-Voltage Buck. Connect a ceramic capacitor of value 1µF between BIAS and GND.						
9	PGATE	Current-sink drive output for external PMOS switch that supplies power to the display backlight section or to other battery-connected loads.						
10	Output of high-voltage 3.3V regulator. LDO1 is always active when the BATT voltage is above the undervoltage lockout level. The input to this regulator is BATT. Connect a bypass capacitor of at least 44µF from LDO1 to GND.							
11	BATT	Battery supply input. Bypass BATT to GND with a ceramic capacitor of value 10µF.						
12	LX	Switching node of high-voltage buck converter. Connect the buck inductor and rectifying diode to this pin, placing them as close as possible to the IC.						
13	BSTB	Boost capacitor connection for high-voltage buck. Connect a 0.1µF capacitor from BSTB to LX.						
14	GND	Ground Connection.						
15	V5	3.3V Output of high-voltage buck converter. Place the output filter capacitors at this pin. V5 is also the feedback point for the converter.						
16	LXC	Switching node of low-voltage buck converter. Connect the buck inductor to this pin, placing it as close as possible to the IC.						
17	PGND	Power Ground Connection.						

18	RT	Frequency-Set Pin. Connect a resistor from RT to GND to set the switching frequency of the converters.
19	V33	1V Output of low-voltage buck converter. Place the output filter capacitors at this pin. V33 is also the feedback point for the converter. To use the low-voltage converter as a switch, connect V33 to GND.
20 LDO2		Output of Low-Voltage Linear Regulator. The input to this regulator is V5. Connect a bypass capacitor of at least 22µF from LDO2 to GND.

Detailed Description

The MAX25540 is a 4-channel power-management IC designed to accommodate the main rails used in modern automotive TFT displays. The IC supports the power requirement of GMSL parts. The MAX25540 and the MAX25530 TFT power supply and LED backlight driver combine to provide a two-chip solution to automotive display power supply requirements.

The high-voltage buck converter transforms battery voltages into a 3.3V intermediate rail. In addition, a high-voltage, alwayson, low-quiescent-current linear regulator supplies power at 3.3V.

The low-voltage section consists of a fully-integrated DC/DC converter and an LDO running off the intermediate rail. The low-voltage DC/DC converter provides 1V while the LDO produces 1.8V.

To simplify device control, a single control signal connected to START/WAKE initiates the start-up sequence (see <u>Table 1</u>).

Table 1.Device State

		DEVICE STATE					NOTES
START	WAKE	LDO1	HV BUCK	LDO2	LV BUCK	PGATE	
0	0	On	Off	Off	Off	Off	
1	1	On	On	On	On	On	A fault on the HV buck will cause LDO2, LV buck, and PGATE to be disabled until the HV buck recovers.

High-Voltage Buck Converter

The high-voltage buck converter regulates the battery input voltage to 3.3V. It is enabled when START/WAKE is high according to the sequence shown in <u>Figure 1</u>. When START/WAKE is low, an internal 175 Ω pulldown resistor is connected to V5.

The converter is current-mode and requires an external Schottky diode from LX to power ground. The converter can supply up to 2.1A (assuming a 0.3 LIR factor), subject to overall chip power dissipation, which may not exceed 1250mW at an ambient temperature of 105°C. The high-voltage buck converter also supplies the voltage-section of the MAX25540. Therefore, low-voltage buck and LDO2 current supply must be subtracted from the high-voltage buck maximum output current in order to obtain the high-voltage buck maximum output current available for the external system. The switching frequency of the converter is set by the resistor on the RT pin according to <u>Table 2</u>.

The PGB open-drain output goes low whenever the V5 output is out of regulation. A pullup resistor is needed from PGB to a 3.3V or 5V supply.

The high-voltage buck incorporates a hiccup mode to protect the external power components when there is an output short circuit. If the high-voltage buck is below regulation (25% below if $V_{BATT} < 24V$, 10% below if $V_{BATT} > 24V$) and there are four consecutive current-limit events, switching is stopped. There is then a waiting period of 3.4ms before the device tries to restart by initiating a soft-start.

Switching Frequency Setting

Table 2. Switching Frequency Selection

RT PIN RESISTOR	HV BUCK SWITCHING FREQUENCY	LV BUCK SWITCHING FREQUENCY		
10kΩ ±1%	400kHz	2.0MHz		
30kΩ ±1%	2.2MHz	2.2MHz		

High-Voltage Linear Regulator

The high-voltage linear regulator produces a 3.3V output from the voltage supplied at BATT. The output current from LDO1 is limited to 100mA but is also subject to limitation by the overall chip power dissipation. PG1 is the power-good output from LDO1 which asserts high after the output voltage is in regulation.

A pullup resistor is needed from PG1 to a 3.3V or 5V supply.

Low-Voltage Buck Converter

The low-voltage buck converter regulates the voltage at V33 to 1V. This converter is enabled when START/WAKE is high according to the sequence shown in <u>Figure 1</u>. When START/WAKE is low, an internal 175 Ω pulldown resistor is connected to V33. The low-voltage converter operates at a switching frequency of 2MHz or 2.2MHz.

The converter is current-mode and can supply up to 1.6A (assuming a 0.3 LIR factor), subject to overall chip power dissipation, which must not exceed 1250mW at an ambient temperature of 105°C.

Low-Voltage Linear Regulator

The low-voltage linear regulator produces a regulated output from the 3.3V on V5. The output voltage is 1.8V. The output current from LDO2 is limited to 175mA.

PGATE Output

The PGATE open-drain low-side driver can be used to drive an external pMOSFET that switches the battery voltage to an external backlight power supply or other load. This helps reduce backlight standby current and disables the backlight when a backlight fault occurs (for which the FIN pin is used). If FIN is taken low, the PGATE output stops sinking current and the external pMOSFET is turned off.

Connect a resistor from the PGATE output to the source of the pMOSFET with the gate of the pMOSFET connected to PGATE. Calculate the resistor value using the following equation:

$$R_{PGATE} = \frac{V_t}{115\mu A}$$

where V_t is the minimum value of the pMOSFET gate threshold voltage. Choose an R_{PGATE} value larger than the value calculated using this equation. If the battery voltage exceeds 20V, it may be necessary to add an 18V zener diode across the gate-source of the external pMOSFET to avoid damage to the gate.

START Input and Sequencing

When START/WAKE is low, the MAX25540 is in low-current mode with only the LDO1 output active.

When START/WAKE is taken high, the device activates the internal bias circuitry and logic. At this time, the high-voltage buck converter is turned on. When V5 reaches its power-good level, the PGATE output, the low-voltage buck converter, and low-voltage LDO are turned on. When all outputs reach their power-good levels (the PGATE output is not monitored), the PGOOD output goes high to signal the successful end of the sequence.

If either of the outputs V33 or LDO2 do not reach their power-good level during start-up, the PGOOD output stays low, but the outputs remain active unless START is taken low.

If V5 goes below its power-good level during normal operation, V33 and LDO2 are disabled until V5 returns to a level above its power-good threshold. During this time, PGOOD is low.

Sequence




Figure 1. MAX25540 Sequence

Applications Information

High-Voltage Buck External Component Selection

Three key inductor parameters must be specified for operation with the devices: inductance value (L), inductor saturation current (I_{SAT}), and DC resistance (R_{DCR}). To select the inductor value, the ratio of inductor peak-to-peak AC current to DC average current (LIR) must be selected first. A good compromise between size and loss is a 30% peak-to-peak ripple current to average-current ratio ($L_{IR} = 0.3$). The switching frequency, input voltage, output voltage, and selected L_{IR} then determine the inductor value as follows:

 $L = (V_{BATT} - V_{V5}) \times V_{V5} / (V_{BATT} \times F_{SW} \times I_{OUTV5} \times L_{IR})$

where F_{SW} is the switching frequency of the high-voltage buck selected with the RT resistor, and I_{OUTV5} is the total high-voltage output current which is composed by:

 $I_{OUTV5} = (I_{OUTV3} \times V_{V3}/V_{V5})/\eta_{LV} + I_{LDO2} + IV5_EXT_SYS$

where I_{OUTV3} is the low-voltage buck output current, I_{LDO2} is the LDO2 output current, IV5_EXT_SYS is the high-voltage buck output current required by the system and η_{LV} is the efficiency of the low-voltage buck (see <u>Typical Operating</u> <u>Characteristics</u>).

Make sure that inductor peak current is below the high-voltage buck minimum current-limit value (2.4A).

 $I_{L_{PEAK}} = I_{OUTV5} \times (1 + LIR/2)$

The inductor saturation current must be higher than the high-voltage maximum current-limit value (4A), and a low inductor DC resistance improves efficiency.

In order to minimize output voltage ripple and guarantee stability, always use a total of 44µF output capacitance when 2.2MHz switching frequency is selected and 66µF output capacitance when 400kHz switching frequency is selected.

Low-Voltage Buck External Component Selection

Three key inductor parameters must be specified for operation with the devices: inductance value (L), inductor saturation current (I_{SAT}), and DC resistance (R_{DCR}). To select the inductor value, the ratio of inductor peak-to-peak AC current to DC average current (L_{IR}) must be selected first. A good compromise between size and loss is a 30% peak-to-peak ripple current to average-current ratio ($L_{IR} = 0.3$). The switching frequency, input voltage, output voltage, and selected L_{IR} then determine the inductor value as follows:

$L = (V_{V5} - V_{V3}) \times V_{V3} / (V_{V5} \times F_{SW} \times I_{OUTV3} \times L_{IR})$

where F_{SW} is the switching frequency of the low-voltage buck selected with the RT resistor, and I_{OUTV3} is the total low-voltage output current.

Make sure that inductor peak current is below the low-voltage buck minimum current-limit value (1.8A).

 $I_{L_{PEAK}} = I_{OUTV3} \times (1 + LIR/2)$

The inductor saturation current must be higher than the low-voltage maximum current-limit value (3.7A), and a low inductor DC resistance improves efficiency.

In order to minimize output voltage ripple and guarantee stability, always use a total of 22µF output capacitance.


Layout Considerations

Proper PCB layout is a critical consideration in achieving low switching losses and clean, stable operation. Use a multilayer board whenever possible for better noise immunity and power dissipation. Follow these guidelines for a good PC board layout:


- 1. Use a large, contiguous copper plane under the device package. Ensure that all heat-dissipating components have adequate cooling. The bottom pad of the device must be soldered down to this copper plane to assure effective heat dissipation and to derive full power from the devices. Use multiple vias or a single large via in this plane for heat dissipation.
- Keep the high-current paths short, especially at the ground terminals. This practice is essential for stable, jitter-free operation. The high current path—consisting of the input capacitor, the MAX25540 internal FETs, the inductor, the external diode, and the output capacitor—should be as short as possible.
- 3. Keep the power traces and load connections short. This practice is essential to achieving high efficiency. Use thick copper PCBs (2oz as opposed to 1oz) to enhance full-load efficiency.
- 4. Place the BIAS bypass capacitor as close as possible to the BIAS pin.
- 5. Refer to the evaluation kit for an example of an optimal layout template.

Typical Application Circuits


MAX25540 - HV Buck Operating at 400kHz



MAX25540 - HV Buck Operating at 2.2MHz



MAX25540 - Powering a Maxim GMSL Deserializer



Ordering Information

PART NUMBER	TEMP RANGE	PIN_PACKAGE	V5 SETTING	V33 SETTING	LDO2 SETTING
MAX25540GTP/V+	-40°C to +105°C	20 TQFN-EP	3.3V	1V	1.8V

+ Denotes a lead (Pb)-free/RoHS-compliant package.

T = Tape-and-Reel.

/V Denotes an automotive qualified part.

Chip Information

PROCESS: BICMOS

Revision History

REVISION	REVISION	DESCRIPTION	PAGES
NUMBER	DATE	DESCRIPTION	CHANGED
0	10/21	Initial release	—



Information furnished by Analog Devices is believed to be accurate and reliable. However, no responsibility is assumed by Analog Devices for its use, nor for any infringements of patents or other rights of third parties that may result from its use. Specifications subject to change without notice. No license is granted by implication or otherwise under any patent or patent rights of Analog Devices. Trademarks and registered trademarks are the property of their respective owners.