

MAX2982

Industrial Broadband Powerline Modem

General Description

Features

The MAX2982 powerline transceiver utilizes state-of-the-art CMOS design techniques to deliver the highest level of performance, flexibility, and operational temperature range at reduced cost. This highly integrated design combines the media access control (MAC) and the physical (PHY) layers in a single device. The MAX2982 digital baseband and its companion device, the MAX2981 analog front-end (AFE) with integrated line driver, offer a complete high-speed powerline communication solution fully compliant with HomePlug® 1.0 Powerline Alliance Specification.

The MAX2982 offers reliable broadband communication for industrial environments. The PHY layer comprises an 84-carrier OFDM modulation engine and forward error correcting (FEC) blocks. The OFDM engine can modulate the signals in one of four modes of operation: DBPSK, DQPSK (1/2 rate FEC), DQPSK (3/4 rate FEC), and ROBO. The MAX2982 offers -1dB SNR performance in ROBO mode, a robust mode of operation, to maintain communication over harsh industrial line conditions. Additionally, advanced narrow-band interference rejection circuitry provides immunity from jammer signals.

The MAX2982 offers extensive flexibility by integrating an ARM946E-S™ microprocessor allowing feature enhancement, worldwide regulatory compliance, and improved testability. Optional spectral shaping and notching profiles provide an unparalleled level of flexibility in system design. Additionally, the automatic channel adaptation and interference rejection features of the MAX2982 guarantee outstanding performance. Privacy is provided by a hard-macro DES encryption with key management.

The MAX2982 supports an IEEE® 802.3 standard *Media Independent Interface* (MII), *Reduced Media Independent Interface* (RMII), synchronous FIFO supporting a gluefree interface to microcontrollers, USB1.1, and 10/100 Ethernet MAC. These interfaces and standards compliance simplify configuration of monitoring and control networks. Fast response time and an integrated temperature sensor make the MAX2982 an excellent solution for real-time control over power lines. The MAX2982 operates over the -40°C to +105°C temperature range and is available in a 128-pin, lead-free, LQFP package.

HomePlug is a registered trademark of HomePlug Powerline Alliance, Inc.

ARM946E-S is a trademark of ARM Limited.

IEEE is a registered service mark of the Institute of Electrical and Electronics Engineers, Inc.

- ♦ Single-Chip Powerline Networking Transceiver
- ♦ HomePlug 1.0 Compliant
- ♦ -40°C to +105°C Operating Temperature Range
- ♦ Integrated Temperature Sensor
- ♦ Up to 14Mbps Data Rate
- ♦ Low-Rate Adaptation (LORA) Operation Option Provides -2dB SNR Performance at 500kbps
- ♦ 4.49MHz to 20.7MHz Frequency Band
- **♦ Flexible MAC/PHY**
 - ♦ Field Upgradable Firmware Using TFTP
 - ♦ Spectral Shaping Including Bandwidth and Notching Capability
 - **♦ Programmable Preamble**
 - ♦ 128kB Internal SRAM
- ♦ Advanced Narrowband Interference Rejection Circuitry
- ♦ 84-Carrier, OFDM-Based PHY
 - **♦ Automatic Channel Adaptation**
 - ♦ FEC (Forward Error Correction)
 - → DQPSK, DBPSK Modulation
 - ♦ Enhanced ROBO Mode with -1dB SNR
- ♦ Large Bridge Table: Up to 512 Addresses
- ♦ 56-Bit DES Encryption with Key Management for Secure Communication
- ♦ On-Chip Communication Interfaces
 - **♦ UART**
 - ♦ 10/100 Ethernet
 - ♦ MII/RMII
 - **♦ USB1.1**
 - ♦ High-Speed Synchronous FIFO
- **♦ AEC-Q100-REV-G Automotive Grade Qualification**

Applications

Industrial Automation

Motor Control

Remote Monitoring and Control

Building Automation

Broadband Over Shared Coax/Copper Line

Ordering Information appears at end of data sheet.


For related parts and recommended products to use with this part, refer to www.maximintegrated.com/MAX2982.related.

For pricing, delivery, and ordering information, please contact Maxim Direct at 1-888-629-4642, or visit Maxim's website at www.maximintegrated.com.

MAX2982

Industrial Broadband Powerline Modem

Typical Application Circuit



ABSOLUTE MAXIMUM RATINGS

V _{DD33} to DGND	0.3V to +4V	Continuous Power Dissipation ($T_A = +105$ °C)
DGND to AVSS	0.3V to +0.3V	LQFP (derate 25.6mW/°C above +105°C)2045mW
V _{DD12} to DGND	0.3V to +1.5V	Operating Temperature Range40°C to +105°C
AVDD12 to AVSS	0.5V to +1.5V	Junction Temperature+125°C
AVDD33 to AVSS	0.5V to +4V	Storage Temperature Range65°C to +150°C
XIN, XOUT to V _{SS}	0.5V to +4V	Lead Temperature (soldering, 10s)+300°C
All Other Input Pins	0.5V to +5.5V	Soldering Temperature (reflow; J-STD-020-D)+260°C
All Other Output Pins	0.5V to +4.6V	

Stresses beyond those listed under "Absolute Maximum Ratings" may cause permanent damage to the device. These are stress ratings only, and functional operation of the device at these or any other conditions beyond those indicated in the operational sections of the specifications is not implied. Exposure to absolute maximum rating conditions for extended periods may affect device reliability.

PACKAGE THERMAL CHARACTERISTICS (Note 1)

LQFP

Junction-to-Ambient Thermal Resistance (θ_{JC})...........30°C/W Junction-to-Case Thermal Resistance (θ_{JC})...........8°C/W

Note 1: Package thermal resistances were obtained using the method described in JEDEC specification JESD51-7, using a four-layer board. For detailed information on package thermal considerations, refer to www.maximintegrated.com/thermal-tutorial.

ELECTRICAL CHARACTERISTICS

 $(V_{DD33} = V_{AVDD33} = +3.3V, V_{DD12} = V_{AVDD12} = +1.2V, V_{AVSS} = V_{DGND} = 0V, T_A = -40 \text{ to } +105^{\circ}\text{C}, \text{ unless otherwise noted.}$ Typical values are at $T_A = +25^{\circ}\text{C}.)$

PARAMETER	SYMBOL	CONDITIONS	MIN	TYP	MAX	UNITS
POWER-SUPPLY CHARACTER	RISTICS					
Supply Voltage Range	V _{DD33} , V _{AVDD33}		3.0	3.3	3.6	V
Supply Voltage Range	V _{DD12} , V _{AVDD12}		1.14	1.2	1.32	V
Digital Supply Current	I _{DD33}			30		mA
Core Supply Current	I _{DD12}			365		mA
PLL Supply Current	I _{PLL}			3.0		mA
Temperature Sensor Supply Current	I _{TEMP33}			50	1000	μA
		UARTTXD, ETHMDC, ETHTXD[0], ETHTXD[1], ETHTXD[2], ETHTXD[3], ETHTXEN, ETHTXER, JRTCK, MIICRS, MIIRXDV, MIIRXER, I _{OH} = 4mA				
Output Voltage High (Note 3)	V _{OH}	AFECLK, AFEFRZ, AFEPDRX, AFEREN, AFERESET, AFETXEN, I _{OH} = 8mA	2.4			V
		JTDO (three-state port), I _{OH} = 4mA				
		GPIO[23:21],GPIO[18:0], I _{OH} = 5mA	PIO[18:0], I _{OH} = 5mA			
		USBD+, USDB-, I _{OH} = 12mA				

ELECTRICAL CHARACTERISTICS (continued)

 $(V_{DD33} = V_{AVDD33} = +3.3V, V_{DD12} = V_{AVDD12} = +1.2V, V_{AVSS} = V_{DGND} = 0V, T_A = -40 \text{ to } +105^{\circ}\text{C}, \text{ unless otherwise noted.}$ Typical values are at $T_A = +25^{\circ}\text{C}.)$

PARAMETER	SYMBOL	CONDITIONS	MIN	TYP	MAX	UNITS	
		UARTTXD, ETHMDC, ETHTXD[0], ETHTXD[1], ETHTXD[2], ETHTXD[3], ETHTXEN, ETHTXER, JRTCK, MIICRS, MIIRXDV, MIIRXER, I _{OI} = 4mA					
Output Voltage Low (Note 3)	V _{OL}	AFECLK, AFEFRZ, AFEPDRX, AFEREN, AFERESET, AFETXEN, I _{OI} = 8mA			0.4	V	
		JTDO (three-state port), I _{OI} = 4mA					
		GPIO[23:21],GPIO[18:0], I _{OI} = 5mA					
		USBD+, USBD-, I _{OI} = 12mA					
LOGIC-INPUT CHARACTERIST	ics						
Input High Voltage	V _{IH}	(Note 3)	2.0		5.5	V	
Input Low Voltage	V _{IL}	(Note 3)	-0.3		+0.8	V	
Input Current		ETHCOL, ETHCRS, ETHRXDV, ETHRXD[0], ETHRXD[1], ETHRXD[2], ETHRXD[3], ETHRXER, JTCK, JTDI, JTMS, JTRSTN, MIIMDC, MIITXEN	-10		+10		
	l _{IH}	ETHRXCLK, ETHTXCLK, MIICLK	-10		+10	μA	
,	"'	UARTRXD, BUFCS, BUFRD, BUFWR, RESET -10		+10] ']		
		GPIO[23:21],GPIO[18:0]	-10		+10		
		USBD+, USBD-	-10		+10		
		XIN	-10		+10	1	
CRYSTAL OSCILLATOR							
XIN Input Low Voltage	V _{IL}				0.8	V	
XIN Input High Voltage	V _{IH}		2.0			V	
XOUT Output Low Voltage	V _{OL}	$I_{OL} = 4.0 \text{mA}$			0.4	V	
XOUT Output High Voltage	V _{OH}	I _{OH} = 4.0mA	2.4			V	
XIN Capacitance		(Note 2)		3.2		pF	
XOUT Capacitance		(Note 2)	2.3		pF		
TEMPERATURE SENSOR							
Nominal Voltage				465		mV	
Transfer Function		Static ambient, oil bath		7.26		mV/°C	
Sensor Accuracy		3 sigma (Note 2)		5		°C	
Output Impedance		R _{OUT} (Note 2)		185		kΩ	

AC TIMING CHARACTERISTICS

 $(V_{DD33} = V_{AVDD33} = +3.3V, V_{DD12} = V_{AVDD12} = +1.2V, V_{AVSS} = V_{DGND} = 0V, T_A = -40^{\circ}C \text{ to } +105^{\circ}C, \text{ unless otherwise noted.}$ Typical values are at $T_A = +25^{\circ}C$.)

PARAMETER	SYMBOL	CONDITIONS	MIN	TYP	MAX	UNITS
MII TIMING (See Figures 4, 5)						
MIICLK Input Clock Frequency		(Note 2)	2.5		25	MHz
RMIICLK Input Clock Frequency		(Note 2)	5		50	MHz
onto of control (No. 100)	IFO	10M-bit mode	9.6			
Interframe Gap (Note 2)	IFG	100M-bit mode	0.96			μs
Setup Prior to Positive Edge of MIICLK	t _{IS}		3			ns
Hold After Positive Edge of MIICLK	t _{IH}		2			ns
Data Valid After Positive Edge of MIICLK	t _{OV}				15	ns
Data Hold Time	t _{OH}		One MIICLK			Period
FIFO INTERFACE TIMING						
Clock Frequency		Synchronous input (Notes 2, 4)	2.5		62.5	MHz
Setup Time	t _{IS}	Synchronous mode, referred to positive edge of MIICLK	3			
		Asynchronous mode, referred to positive edge of BUFWR	3			ns
Hold Time	tıн	Synchronous mode, referred to positive edge of MIICLK	2			
Hold Time		Asynchronous mode, referred to positive edge of BUFWR	2			ns
Data Valid Prior to Reference	+	Synchronous mode, referred to positive edge of MIICLK	10			ns
Edge	tov	Asynchronous mode, referred to positive edge of BUFRD	10			115
Data Valid Following Reference	t _{OH}	Synchronous mode, referred to positive edge of MIICLK	5		10 ns	
Edge		Asynchronous mode, referred to positive edge of BUFRD	5		10	113
ETHERNET INTERFACE TIMING	(See Figure:	s 24, 25)				
Time Data Must Be Valid	t _{TXDV}				25	ns
Time Data Must Be Held	t _{TXDH}		5			ns
Setup Time Prior to the Positive Edge of ETHRXCLK	t _{RXS}		5			ns
Data Hold Time After the Positive Edge	t _{RXH}				5	ns

AC TIMING CHARACTERISTICS (continued)

 $(V_{DD33} = V_{AVDD33} = +3.3V, V_{DD12} = V_{AVDD12} = +1.2V, V_{AVSS} = V_{DGND} = 0V, T_A = -40^{\circ}C \text{ to } +105^{\circ}C, \text{ unless otherwise noted.}$ Typical values are at $T_A = +25^{\circ}C$.)

PARAMETER	SYMBOL	CONDITIONS	MIN	TYP	MAX	UNITS	
AFE Tx TIMING (See Figure 30) (Note 2)							
Warm Out AFE Tx Path	t _{XMT_PDFX}		1.9	2.3	2.5	μs	
Transmit Bus Switched to Tx Mode and Rx Path Shut Down	t _{PDRX_REN}		30	60	100	ns	
Data Available on Tx	t _{REN_d}		70	130	180	ns	
Rx Path On	t _{PDRX_XMT}		10	12	15	μs	
Tx Data Not Valid	t _{d_REN}		5	20	50	ns	
AFE Rx TIMING (See Figure 31)	AFE Rx TIMING (See Figure 31) (Note 2)						
Warm Out AFE Rx Path	t _{PDRX_REN}		10	12	15	μs	
Transmit Bus Switched to Tx Mode and Rx Path Shut Down	[†] REN_XMT		50	100	200	ns	


Note 2: Accuracy guaranteed by design.


Note 3: V_{IH} and V_{IL} are measured at $V_{DD33} = 3.0V$ and $V_{DD33} = 3.6V$. V_{OH} and V_{OL} are measured at $V_{DD33} = 3.0V$.

Note 4: Input clock frequency guaranteed by design to support 66MHz operation, but this operating frequency has not been production tested.

Typical Operating Characteristics

 $(T_A = +25^{\circ}C, \text{ unless otherwise noted.})$






MAX2982

Industrial Broadband Powerline Modem

Pin Configuration



MAX2982

Industrial Broadband Powerline Modem

Pin Description

PIN	NAME	TYPE	FUNCTION
1	JTCK	I	JTAG Clock. Connect a $10k\Omega$ pullup resistor to V_{DD33} .
2, 8, 12, 20, 24, 31, 38, 41, 49, 55, 63, 69, 74, 81, 85, 93, 102, 103, 108, 111, 117, 124	DGND	Р	Digital Ground
3, 11, 19, 30, 42, 50, 64, 75, 86, 104, 107, 109, 118	V_{DD12}	Р	+1.2V Digital Power Supply. Bypass V _{DD12} to DGND with a 100nF capacitor as close as possible to the device.
4	USBRST	I	Active-Low USB Reset Signal. Connect to RESET.
5	USBD+	IPD/O	USB Interface Data Signal (+)
6	USBD-	IPD/O	USB Interface Data Signal (-)
7, 23, 37, 54, 68, 80, 92, 110, 123	V_{DD33}	Р	+3.3V Digital Power Supply. Bypass V _{DD33} to DGND with a 100nF capacitor as close as possible to the device.
9	UARTRXD	I	UART Receive
10	UARTTXD	0	UART Transmit
13	ETHMDC/ MIICRS	0	Ethernet Management Data Interface Clock/MII/FIFO Mode MII Carrier Sense
14	ETHMDIO/ MIIMDIO	I/O	Ethernet Management Data Input/Output/MII/FIFO Mode MII Management Data
15	ETHTXEN/ MIIRXDV	0	Ethernet MII Transmit Enable/MII/FIFO Mode MII Receive Data Valid
16	ETHTXER/ MIIRXER	0	Ethernet MII Transmit Error/MII/FIFO Mode MII Receive Error Indicator
17	ETHCOL/ BUFRD	I	Ethernet MII Collision/MII/FIFO Mode Active-Low FIFO Read Enable
18	ETHCRS/ BUFWR	I	Ethernet MII Carrier Sense/MII/FIFO Mode Active-Low FIFO Write Enable
21	ETHTXCLK/ MIIMDC	I	Ethernet MII Transmit Clock/MII/FIFO Mode MII Management Data Clock
22	ETHTXD[0]/ MIIDAT[0]	I/O	Ethernet MII Transmit Data Bit 0/MII/FIFO Mode MII/FIFO Transmit/ Receive Data [0]
25	ETHTXD[1]/ MIIDAT[1]	I/O	Ethernet MII Transmit Data Bit 1/MII/FIFO Mode MII/FIFO Transmit/ Receive Data [1]
26	ETHTXD[2]/ MIIDAT[2]	I/O	Ethernet MII Transmit Data Bit 2/MII/FIFO Mode MII/FIFO Transmit/ Receive Data [2]
27	ETHTXD[3]/ MIIDAT[3]	I/O	Ethernet MII Transmit Data Bit 3/MII/FIFO Mode MII/FIFO Transmit/ Receive Data [3]
28	ETHRXCLK/ MIICLK	I	Ethernet MII Receive Clock/MII/FIFO Mode MIICLK
29	ETHRXDV/ MIITXEN	I	Ethernet MII Receive Data Valid/MII/FIFO Mode MII Transmit Enable.
32	ETHRXD[0]/ MIIDAT[4]	I/O	Ethernet MII Receive Data Bit 0/MII/FIFO Mode MII Transmit/Receive Data [4]

Pin Description (continued)

		1	
PIN	NAME	TYPE	FUNCTION
33	ETHRXD[1]/ MIIDAT[5]	I/O	Ethernet MII Receive Data Bit 1/MII/FIFO Mode MII/FIFO Transmit/ Receive Data [5]
34	ETHRXD[2]/ MIIDAT[6]	I/O	Ethernet MII Receive Data Bit 2/MII/FIFO Mode MII/FIFO Transmit/ Receive Data [6]
35	ETHRXD[3]/ MIIDAT[7]	I/O	Ethernet MII Receive Data Bit 3/MII/FIFO Mode MII/FIFO Transmit/ Receive Data [7]
36	ETHRXER/ BUFCS	I	Ethernet MII Receive Error/MII/FIFO Mode Active-Low FIFO Chip Select
39	GPIO[16]	I/O	General-Purpose Input/Output 16. GPIO[16] is in three-state during boot-up. Connect a $100k\Omega$ pullup or pulldown resistor to GPIO[16] if not used.
40	GPIO[17]	I/O	General-Purpose Input/Output 17. GPIO[17] is in three-state during boot-up. Connect a $100k\Omega$ pullup or pulldown resistor to GPIO[17] if not used.
43	GPIO[0]	I/O	General-Purpose Input/Output 0. GPIO[0] is in three-state during boot-up. Connect a $100k\Omega$ pullup or pulldown resistor to GPIO[0] if not used.
44	GPIO[1]	I/O	General-Purpose Input/Output 1. GPIO[1] is in three-state during boot-up. Connect a $100k\Omega$ pullup or pulldown resistor to GPIO[1] if not used.
45	GPIO[2]	I/O	Reserved
46	GPIO[3]	I/O	General-Purpose Input/Output 3. GPIO[3] is used for upper layer interface bit 2 (input). Connect a $10k\Omega$ pullup resistor to V_{DD33} or a $2k\Omega$ pulldown resistor according to Table 15.
47	GPIO[4]	I/O	General-Purpose Input/Output 4. GPIO[4] is used for AFE interface serial clock signal (output) and upper layer interface bit 0 (input). Connect a $10k\Omega$ pullup resistor to V_{DD33} or a $2k\Omega$ pulldown resistor according to Table 15.
48	GPIO[5]	I/O	General-Purpose Input/Output 5. GPIO[5] is used for AFE interface serial-data signal (input/output). Connect a $100k\Omega$ pullup resistor.
51	GPIO[23]	I/O	General-Purpose Input/Output 23. GPIO[23] is used for the boot pin bit 2 (input). Connect a $10k\Omega$ pullup resistor to V_{DD33} or a $1k\Omega$ pulldown resistor according to Table 12.
52	GPIO [6]	I/O	General-Purpose Input/Output 6. GPIO[6] is used for AFE interface serial write signal (output) and upper layer interface bit 1 (input). Connect a $10k\Omega$ pullup resistor to V_{DD33} or a $2k\Omega$ pulldown resistor according to Table 15.
53	GPIO[7]	I/O	General-Purpose Input/Output 7. GPIO[7] is used for AFE interface power-down signal. Connect a $2k\Omega$ pullup resistor.
56	GPIO[8]	I/O	General-Purpose Input/Output 8. GPIO[8] is used for nonvolatile memory serial-clock signal (output). Connect a $10k\Omega$ pullup resistor to VDD33.
57	GPIO[9]	I/O	General-Purpose Input/Output 9. GPIO[9] is used for serial data in nonvolatile memory interface.

Pin Description (continued)

PIN	NAME	TYPE	FUNCTION
58	GPIO[10]	I/O	General-Purpose Input/Output 10. GPIO[10] is used for nonvolatile memory chip select signal (output). Connect a $10k\Omega$ pullup resistor.
59	GPIO[11]	I/O	Reserved
60	GPIO[12]	I/O	General-Purpose Input/Output 12. GPIO[12] is in three-state during boot-up. Connect a 100kΩ pullup or pulldown resistor to GPIO[12].
61	GPIO[13]	I/O	General-Purpose Input/Output 13. GPIO[13] is in three-state during boot-up. Connect a 100kΩ pullup or pulldown resistor to GPIO[13].
62	GPIO[14]	I/O	General-Purpose Input/Output 14. GPIO[14] is in three-state during boot-up. Connect a 100kΩ pullup or pulldown resistor to GPIO[14].
65	GPIO[15]	I/O	General-Purpose Input/Output 15. GPIO[15] is in three-state during boot-up. Connect a 100kΩ pullup or pulldown resistor to GPIO[15].
66	GPIO[18]	I/O	General-Purpose Input/Output 18. GPIO[18] is in three-state during boot-up. Connect a 100kΩ pullup or pulldown resistor to GPIO[18].
67	HPEXTCLK	I	HP External Clock. Connect to DGND.
70	IOMAP	I	Connect IOMAP to DGND
71	GPIO[21]	I/O	General-Purpose Input/Output 21. GPIO[21] is used for AFE interface collision LED (output) and boot pin bit 0 (input). Connect a $10k\Omega$ pullup resistor to V_{DD33} or a $1k\Omega$ pulldown resistor according to Table 12.
72	GPIO[22]	I/O	General-Purpose Input/Output 22. GPIO[22] is used for AFE interface link status/activity LED (output) and boot pin bit 1 (input). Connect a $10k\Omega$ pullup resistor to V_{DD33} or a $1k\Omega$ pulldown resistor according to Table 12.
73	AFERESET	0	AFE Reset. Connect a 10kΩ pulldown resistor.
76	AFECLK	0	50MHz AFE Clock
77	AFEDAD[0]	I/O	Analog Front-End DAC/ADC Input/Output 0 Interface
78	AFEDAD[1]	I/O	Analog Front-End DAC/ADC Input/Output 1 Interface
79	AFEDAD[2]	I/O	Analog Front-End DAC/ADC Input/Output 2 Interface
82	AFEDAD[3]	I/O	Analog Front-End DAC/ADC Input/Output 3 Interface
83	AFEDAD[4]	I/O	Analog Front-End DAC/ADC Input/Output 4 Interface
84	AFEDAD[5]	I/O	Analog Front-End DAC/ADC Input/Output 5 Interface
87	AFEDAD[6]	I/O	Analog Front-End DAC/ADC Input/Output 6 Interface
88	AFEDAD[7]	I/O	Analog Front-End DAC/ADC Input/Output 7 Interface
89	AFEDAD[8]	I/O	Analog Front-End DAC/ADC Input/Output 8 Interface
90	AFEDAD[9]	I/O	Analog Front-End DAC/ADC Input/Output 9 Interface
91	AFEFRZ	0	Analog Front-End Carrier Sense Indicator. Connect a $10k\Omega$ pulldown resistor.
94	AFEPDRX	0	AFE Receiver Power-Down. Connect a 100kΩ pulldown resistor.
95, 98	AVSS	Р	Analog Ground
96	AVDD12	Р	+1.2V Analog Power Supply
97	AVDD33	Р	+3.3V Analog Power Supply

MAX2982

Industrial Broadband Powerline Modem

Pin Description (continued)

PIN	NAME	TYPE	FUNCTION
99	TEMP_SENS	OA	Analog Temperature Output
100	AFETXEN	0	Analog Front-End Transmitter Enable Output
101	AFEREN	0	Analog Front-End Read Enable Output
105	XIN	I	Crystal Input (30MHz)
106	XOUT	0	Crystal Output
112	HPPLLBP	I	DSP PLL Bypass. Connect HPPLLBP to DGND.
113	ARMPLLBP	I	ARM PLL Bypass. Connect ARMPLLBP to DGND.
114	ARMEXCLK	I	ARM External Clock. Connect ARMEXCLK to DGND.
115	RESET	1	Asynchronous Active-Low Reset Input. RESET pulse is at least 1µs long during power-on reset.
116	SCANMODE	I	Scan Mode. Connect SCANMODE to DGND.
119	SCANEN	I	Scan Enable. Connect SCANEN to DGND.
120	TESTMODE[0]	I	Test Mode 0. Connect TESTMODE[0] to DGND.
121	TESTMODE[1]	I	Test Mode 1. Connect TESTMODE[1] to DGND.
122	JRTCK	0	JTAG Return Clock
125	JTRST	IPU	Active-Low JTAG Reset. Internal pullup resistance $83k\Omega$. On power-on, pin must be asserted for 1µs with chip reset (RESET).
126	JTMS	IPU	JTAG Mode Select. Internal pullup resistance 83kΩ.
127	JTDO	0	JTAG Data Output
128	JTDI	IPU	JTAG Test Data Input. Internal pullup resistance 83kΩ.

Pin Description by Function

CONTACT	NAME	TYPE	FUNCTION
POWER SUPPLY			
7, 23, 37, 54, 68, 80, 92, 110, 123	V _{DD33}	Р	+3.3V Digital Power Supply. Bypass V _{DD33} to DGND with a 100nF capacitor as close as possible to the device.
3, 11, 19, 30, 42, 50, 64, 75, 86, 104, 107, 109, 118	V _{DD12}	Р	+1.2V Digital Power Supply. Bypass V _{DD12} to DGND with a 100nF capacitor as close as possible to the device.
2, 8, 12, 20, 24, 31, 38, 41, 49, 55, 63, 69, 74, 81, 85, 93, 102, 103, 108, 111, 117, 124	DGND	Р	Digital Ground
95, 98	AVSS	Р	Analog Ground
97	AVDD33	Р	+3.3V Analog Power Supply
96	AVDD12	Р	+1.2V Analog Power Supply

Pin Description by Function (continued)

CONTACT	NAME	TYPE	FUNCTION
ANALOG FRONT-END IN		l	
76	AFECLK	0	50MHz AFE Clock
91	AFEFRZ	0	Analog Front-End Carrier Sense Indicator. Connect a $10k\Omega$ pulldown resistor.
94	AFEPDRX	0	AFE Receiver Power-Down. Connect a 100kΩ pulldown resistor.
101	AFEREN	0	Analog Front-End Read Enable Output
73	AFERESET	0	AFE Reset. Connect a 10kΩ pulldown resistor.
100	AFETXEN	0	Analog Front-End Transmitter Enable Output
77	AFEDAD[0]	I/O	Analog Front-End DAC/ADC Input/Output 0 Interface
78	AFEDAD[1]	I/O	Analog Front-End DAC/ADC Input/Output 1 Interface
79	AFEDAD[2]	I/O	Analog Front-End DAC/ADC Input/Output 2 Interface
82	AFEDAD[3]	I/O	Analog Front-End DAC/ADC Input/Output 3 Interface
83	AFEDAD[4]	I/O	Analog Front-End DAC/ADC Input/Output 4 Interface
84	AFEDAD[5]	I/O	Analog Front-End DAC/ADC Input/Output 5 Interface
87	AFEDAD[6]	I/O	Analog Front-End DAC/ADC Input/Output 6 Interface
88	AFEDAD[7]	I/O	Analog Front-End DAC/ADC Input/Output 7 Interface
89	AFEDAD[8]	I/O	Analog Front-End DAC/ADC Input/Output 8 Interface
90	AFEDAD[9]	I/O	Analog Front-End DAC/ADC Input/Output 9 Interface
GENERAL-PURPOSE I/O	1		
43	GPIO[0]	I/O	General-Purpose Input/Output 0. GPIO[0] is in three-state during boot-up. Connect a $100k\Omega$ pullup or pulldown resistor to GPIO[0] if not used.
44	GPIO[1]	I/O	General-Purpose Input/Output 1. GPIO[1] is in three-state during boot-up. Connect a $100k\Omega$ pullup or pulldown resistor to GPIO[1] if not used.
45	GPIO[2]	I/O	General-Purpose Input/Output 2. Reserved.
46	GPIO[3]	I/O	General-Purpose Input/Output 3. GPIO[3] is used for upper layer interface bit 2 (input). Connect a $10k\Omega$ pullup resistor to V_{DD33} or a $2k\Omega$ pulldown resistor according to Table 15.
47	GPIO[4]	I/O	General-Purpose Input/Output 4. GPIO[4] is used for AFE interface serial clock signal (output) and upper layer interface bit 0 (input). Connect a $10k\Omega$ pullup resistor to V_{DD33} or a $2k\Omega$ pulldown resistor according to Table 15.
48	GPIO[5]	I/O	General-Purpose Input/Output 5. GPIO[5] is used for AFE interface serial data signal (input/output). Connect a 100k Ω pulldown resistor.
52	GPIO [6]	I/O	General-Purpose Input/Output 6 GPIO[6] is used for AFE interface serial write signal (output) and upper layer interface bit 1 (input). Connect a 10k Ω pullup resistor to V _{DD33} or a 2k Ω pulldown resistor according to Table 15.
53	GPIO[7]	I/O	General-Purpose Input/Output 7. GPIO[7] is used for AFE interface power-down signal. Connect a $2k\Omega$ pulldown resistor.
56	GPIO[8]	I/O	General-Purpose Input/Output 8. GPIO[8] is used for nonvolatile memory serial clock signal (output). Connect a $10k\Omega$ pulldown resistor to V_{DD33} .
57	GPIO[9]	I/O	General-Purpose Input/Output 9. GPIO[9] is used for serial data in nonvolatile memory interface.

Pin Description by Function (continued)

CONTACT	NAME	TYPE	FUNCTION
58	GPIO[10]	I/O	General-Purpose Input/Output 10. GPIO[10] is used for nonvolatile memory chip select signal (output). Connect a $10k\Omega$ pullup resistor.
59	GPIO[11]	I/O	Reserved
60	GPIO[12]	I/O	General-Purpose Input/Output 12. GPIO[12] is in three-state during bootup. Connect a $100 \text{k}\Omega$ pullup or pulldown resistor to GPIO[12].
61	GPIO[13]	I/O	General-Purpose Input/Output 13. GPIO[13] is in three-state during bootup. Connect a $100 \text{k}\Omega$ pullup or pulldown resistor to GPIO[13].
62	GPIO[14]	I/O	General-Purpose Input/Output 14. GPIO[14] is in three-state during bootup. Connect a $100 \text{k}\Omega$ pullup or pulldown resistor to GPIO[14].
65	GPIO[15]	I/O	General-Purpose Input/Output 15. GPIO[15] is in three-state during bootup. Connect a $100 \text{k}\Omega$ pullup or pulldown resistor to GPIO[15].
39	GPIO[16]	I/O	General-Purpose Input/Output 16. GPIO[16] is in three-state during bootup. Connect a $100 \text{k}\Omega$ pullup or pulldown resistor to GPIO[16] if not used.
40	GPIO[17]	I/O	General-Purpose Input/Output 17. GPIO[17] is in three-state during bootup. Connect a $100 \mathrm{k}\Omega$ pullup or pulldown resistor to GPIO[17] if not used.
66	GPIO[18]	I/O	General-Purpose Input/Output 18. GPIO[18] is in three-state during bootup. Connect a $100 \text{k}\Omega$ pullup or pulldown resistor to GPIO[18].
71	GPIO[21]	I/O	General-Purpose Input/Output 21. GPIO[21] is used for AFE interface collision LED (output) and boot pin bit 0 (input). Connect a $10k\Omega$ pullup resistor to V_{DD33} or a $1k\Omega$ pulldown resistor according to Table 10.
72	GPIO[22]	I/O	General-Purpose Input/Output 22. GPIO[22] is used for AFE interface link status/activity LED (output) and boot pin bit 1 (input). Connect a $10k\Omega$ pullup resistor to V_{DD33} or a $1k\Omega$ pulldown resistor according to Table 10.
51	GPIO[23]	I/O	General-Purpose Input/Output 23. GPIO[23] is used for the boot pin bit 2 (input). Connect a $10k\Omega$ pullup resistor to V_{DD33} or a $1k\Omega$ pulldown resistor according to Table 10.
SHARED UPPER-LAYER IN	TERFACE		
22	ETHTXD[0]/ MIIDAT[0]	I/O	Ethernet MII Transmit Data Bit 0/MII/FIFO Mode MII/FIFO Transmit/Receive Data [0]
25	ETHTXD[1]/ MIIDAT[1]	I/O	Ethernet MII Transmit Data Bit 1/MII/FIFO Mode MII/FIFO Transmit/Receive Data [1]
26	ETHTXD[2]/ MIIDAT[2]	I/O	Ethernet MII Transmit Data Bit 2/MII/FIFO Mode MII/FIFO Transmit/Receive Data [2]
27	ETHTXD[3]/ MIIDAT[3]	I/O	Ethernet MII Transmit Data Bit 3/MII/FIFO Mode MII/FIFO Transmit/Receive Data [3]
32	ETHRXD[0]/ MIIDAT[4]	I/O	Ethernet MII Receive Data Bit 0/MII/FIFO Mode MII Transmit/Receive Data [4]
33	ETHRXD[1]/ MIIDAT[5]	I/O	Ethernet MII Receive Data Bit 1/MII/FIFO Mode MII/FIFO Transmit/Receive Data [5]
34	ETHRXD[2]/ MIIDAT[6]	I/O	Ethernet MII Receive Data Bit 2/MII/FIFO Mode MII/FIFO Transmit/Receive Data [6]


Pin Description by Function (continued)

CONTACT	NAME	TYPE	FUNCTION		
35	ETHRXD[3]/ MIIDAT[7]	I/O	Ethernet MII Receive Data Bit 3/MII/FIFO Mode MII/FIFO Transmit/Receive Data [7]		
21	ETHTXCLK/ MIIMDC	ı	Ethernet MII Transmit Clock or MII Management Data Clock in MII/FIFO Mode		
13	ETHMDC/ MIICRS	0	Ethernet Management Data Interface Clock/MII/FIFO Mode MII Carrier Sense		
28	ETHRXCLK/ MIICLK	I	Ethernet MII Receive Clock/MII/FIFO Mode MIICLK		
29	ETHRXDV/ MIITXEN	I	Ethernet MII Receive Data Valid/MII/FIFO Mode MII Transmit Enable		
15	ETHTXEN/ MIIRXDV	0	Ethernet MII Transmit Enable/MII/FIFO Mode MII Receive Data Valid		
17	ETHCOL/ BUFRD	I	Ethernet MII Collision/MII/FIFO Mode Active-Low FIFO Read Enable		
18	ETHCRS/ BUFWR	-	Ethernet MII Carrier Sense/MII/FIFO Mode Active-Low FIFO Write Enable		
14	ETHMDIO/ MIIMDIO	I/O	Ethernet Management Data Input/Output/MII/FIFO Mode MII Management Data		
36	ETHRXER/ BUFCS	I	Ethernet MII Receive Error/MII/FIFO Mode Active-Low FIFO Chip Select		
16	ETHTXER/ MIIRXER	0	Ethernet MII Transmit Error/MII/FIFO Mode MII Receive Error Indicator		
USB INTERFACE	,				
4	USBRST	0	Active-Low USB Reset Signal. Connect to RESET.		
5	USBD+	IPD/O	USB Interface Data Signal (+)		
6	USBD-	IPD/O	USB Interface Data Signal (-)		
UART INTERFACE	,				
10	UARTTXD	0	UART Transmit		
9	UARTRXD	I	UART Receive		
CRYSTAL OSCILLATOR					
105	XIN	I	Crystal Input (30MHz)		
106	XOUT	0	Crystal Output		
TEST PINS					
115	RESET	I	Asynchronous Active-Low Reset Input. RESET pulse is at least 1µs long during power-on reset. On power-on, pin must be asserted for 1µs with chip reset (RESET).		
126	JTMS	IPU	JTAG Mode Select. Internal pullup resistance 83k Ω .		
128	JTDI	IPU	JTAG Test Data Input. Internal pullup resistance 83kΩ.		
122	JRTCK	0	JTAG Return Test Clock		
127	JTDO	0	JTAG Data Output		
125	JTRST	IPU	Active-Low JTAG Reset. Internal pullup resistance 83kΩ.		

Pin Description by Function (continued)

CONTACT	NAME	TYPE	FUNCTION
1	JTCK	I	JTAG Clock. Connect a $10k\Omega$ pullup resistor to V_{DD33} .
70	IOMAP	I	Connect IOMAP to DGND
99	TEMP_SENS	OA	Analog Temperature Output
67	HPEXTCLK	I	HP External Clock. Connect to DGND.
112	HPPLLBP	I	DSP PLL Bypass. Connect HPPLLBP to DGND.
114	ARMEXCLK	I	ARM External Clock. Connect ARMEXCLK to DGND.
113	ARMPLLBP	I	ARM PLL Bypass. Connect ARMPLLBP to DGND.
116	SCANMODE	I	Scan Mode. Connect SCANMODE to DGND.
119	SCANEN	I	Scan Enable. Connect SCANEN to DGND.
120	TESTMODE[0]	I	Test Mode 0. Connect TESTMODE[0] to DGND.
121	TESTMODE[1]	I	Test Mode 1. Connect TESTMODE[1] to DGND.

Functional Diagram



Detailed Description

The MAX2982 powerline transceiver device is a state-of-the-art CMOS device with high performance and extended operating temperature range to deliver reliable communications in industrial applications. This highly integrated design combines the MAC with the PHY layer in a single device. The MAX2982, with the MAX2981 analog frontend, forms a complete HomePlug 1.0-compliant solution with a substantially reduced system bill of materials.

MII/RMII/FIFO Interface

The MII/RMII/FIFO block is the data and control interface layer of the MAX2982 transceiver. This layer is designed to operate with IEEE 802.3 standard MII/RMII or other devices using the FIFO interface. Refer to the MAX2982 Interface User's Guide for information on initialization and control of the HomePlug 1.0 MAC through the MII/RMII/FIFO interface. The interface signals connecting to the external host are shown in Figure 1.

The interface is a data channel that transfers data in packets whose flow is controlled by the carrier-sense (MIICRS) signal. The MIICRS signal controls the half-duplex transmission between the external host and the HomePlug MAC. While a frame reception is in progress

(MIICRS and MIIRXDV are high), the external host must wait until the completion of reception and the deassertion of MIICRS before starting a transmission. When sending two consecutive frames, the minimum time the external host needs to wait is the one-frame transfer time plus an interframe gap (IFG).

The MII signals MIICOL and MIITXER are not used, as the powerline networking device is able to detect and manage all transmission failures. The signals MIITXCLK and MIIRXCLK have the same source and are referred to as MIICLK in this data sheet.

In MII mode, the data is transferred synchronously with a 2.5MHz/25MHz clock. Data transmission in MII is in nibble format so the data transmission rate is 10Mbps/100Mbps.

In RMII mode, the data is transferred synchronously with a 5/50MHz clock. Data transmission in RMII is in di-bit (two-bit) format so the data transmission rate is 10Mbps/100Mbps.

In FIFO mode, data is read and written in byte format on each positive edge of BUFRD and BUFWR. The only limitation in this mode is that BUFRD and BUFWR must be low for at least three pulses of MIICLK to be considered a valid signal.




Figure 1. Ethernet MAC and MAX2982 Connection in MII Mode

The upper layer interface can be selected according to the settings shown in Table 1.

MII Interface Signals

<u>Table 2</u> describes the signals that provide data, status, and control to and from the MAX2982 in MII mode.

MII MAC and PHY Connections

Figure 1 illustrates the connections between Ethernet/ MAC and MAX2982 in MII mode. Although the Tx and Rx data paths are full duplex, the MII interface operates in half-duplex mode. MIIRXDV is never asserted at the same time as MIITXEN.

On transmit, the MAX2982 asserts MIICRS some time after MIITXEN is asserted, then drops MIICRS after MIITXEN is deasserted and the MAX2982 is ready to receive another packet. When MIICRS falls, the MAC times out an interframe gap (IFG) and asserts MIITXEN again when there is another packet to send. This differs from nominal behavior of MIICRS in that MIICRS can extend past the end of the packet by an arbitrary amount of time, while the MAX2982 is gaining access to the channel and transmitting the packet.

MACs in 10Mbps mode do not use a jabber timeout, so there is no timing restriction on how long MIICRS can assert other than timeouts (IFG) the MAX2982 implements.

Table 1. Upper Layer Interface Selection GPIO Settings

INTERFACE	GPIO[3] (UL2)	GPIO[6] (AWR_UL1)	GPIO[4] ASCL_UL0
MII	0	0	1
RMII	0	1	0
FIFO	0	1	1

Table 2. MII Signal Description

NAME	LINES	I/O	DESCRIPTION
MIIDAT[3:0]	4	I	Transmit Data. Data is transferred to MAX2982 from the external MAC across these four lines, one nibble at a time, synchronous to MIICLK.
MIITXEN	1	I	Transmit Enable. Provides the framing for the Ethernet packet from the Ethernet MAC. This signal indicates to the MAX2982 that valid data is present on MIIDAT[3:0] and must be sampled using MIICLK.
MIICRS	1	0	Carrier Sense. Logic-high indicates to the external host that traffic is present on the powerline and the host must wait until the signal goes invalid before sending additional data. When a packet is being transmitted, MIICRS is held high.
MIIDAT[7:4]	4	O	Receive Data. Data is transferred from the MAX2982 to the external MAC across these four lines, one nibble at a time, synchronous to MIICLK. The MAX2982 properly formats the frame such that the Ethernet MAC is presented with expected preamble plus start frame delimiter (SFD).
MIIRXDV	1	0	Receive Data Valid. Logic-high indicates that the incoming data on the MIIDAT inputs are valid.
MIIRXER	1	0	Receive Error. Logic-high indicates to the external MAC that the MAX2982 detected a decoding error in the receive stream.
MIICLK	1	1	Reference Clock. A 2.5MHz clock in 10Mbps as a reference clock. A 25MHz clock in 100Mbps as a reference clock.
MANAGEMENT DATA U	JNIT		
MIIMDC	1	I	Management Data Clock. A 2.5MHz noncontinuous clock reference for the MIIMDIO signal.
MIIMDIO	1	I/O	Management Data Input/Output. A bidirectional signal that carries the data for the management data Interface.

Transmissions can cut through or begin to be modulated onto the wire as soon as the transfer begins when the MII fills the MAX2982 buffer faster than data needs to be made available to the modulator. When a packet arrives at MAX2982, the device attempts to gain access to the channel. This may not happen before the entire packet is transferred across the MII interface, so the MAX2982 buffers at least one Ethernet packet to perform this rate adaptation.

On receive, when the MAX2982 anticipates a packet to be demodulated, the device raises MIICRS to seize the half-duplex MII channel, waits one interframe gap time (IFG), then defers to MIITXEN when MIITXEN has been asserted plus an IFG. The device raises MIIRXDV




Figure 2. Receive Defer in MII Mode

to transfer the packet. At the end of the transfer, the MAX2982 drops MIICRS unless the transmit buffer is full or there is another receive packet ready to transfer. Figure 2 illustrates how one receive transfer is followed by a second when the device defers to MIITXEN. Data reception maintains priority over transmission to ensure that the buffer empties faster than packets arrive off the wire. The longest that the receiver needs to wait is the time to transfer one Tx frame plus an IFG or approximately 134µs. However, minimum size frames can arrive at a peak rate of one every 65µs, so the receive side buffer must accommodate multiple frames (but only a little more than one Ethernet packet of data).

Transmitting

When a frame in the external host is ready to transmit and MIICRS is not high (the previous transmission has finished), the external host asserts MIITXEN, while data is ready on MIIDAT[3:0]. In response, the MAX2982 asserts MIICRS. While the external host keeps MIITXEN high, data is sampled synchronously with respect to MIICLK into the MAX2982 through MIIDAT. After transmission of the last byte of data and before the next positive edge of the MIICLK, MIITXEN is reset by the external host.

The transmission timing of the MII interface is illustrated in Figure 3 with details in Figure 4 and Table 3.




Figure 3. Transmission Behavior of the MII Interface




Figure 4. MII Interface Detailed Transmit Timing

Table 3. MII Interface Detailed Transmit Timing

PARAMETER	DESCRIPTION	MIN	UNITS
t _{IS}	Setup prior to positive edge of MIICLK	3	ns
t _{IH}	Hold after positive edge of MIICLK	2	ns

Receiving

When a frame is ready to send from the MAX2982 to the external host, the MAX2982 asserts MIIRXDV after IFG, while there is no transmission session in progress with respect to MIICRS.

Note: The receive process cannot start while a transmission is in progress.

While the MAX2982 keeps MIIRXDV high, data is sampled synchronously with respect to MIICLK from MAX2982 through MIIDAT. After the last byte of data is received, the MAX2982 resets MIIRXDV.

Receive timing of the MII interface is illustrated in <u>Figure 5</u> with details in Figure 6 and Table 4.

Reduced Media Independent Interface (RMII)

Table 5 describes the signals that provide data, status, and control to the MAX2982 in RMII mode. In this mode, data is transmitted and received in bit pairs. The RMII mode connections are shown in Figure 7.

In case of an error in the received data, to eliminate the requirement for MIIRXER and still meet the requirement for undetected error rate, MIIDAT[5:4] replaces the decoded data in the receive stream with 10 until the end of carrier activity. By this replacement, the CRC check is guaranteed to reject the packet as being in error.

RMII Signal Timing

RMII transmit and receive timing are the same as for MII, except that the data are sent and received in di-bit format and MIICRS is removed.




Figure 5. Receive Behavior of the MII Interface

Table 4. MII Interface Detailed Receive Timing

PARAMETER	DESCRIPTION	MAX	UNITS
t _{OV}	Data valid after positive edge of MIICLK	2.5	ns
t _{OH}	Nominal data hold time	One MIICLK period	ns




Figure 6. MII Interface Detailed Receive Timing

Table 5. RMII Signal Description

NAME	DATA LINES	I/O	DESCRIPTION
MIIDAT[1:0]	2	ı	Transmit Data. Data are transferred to the interface from the external MAC across these two lines, one di-bit at a time. MIIDAT[1:0] shall be 00 to indicate idle when MIITXEN is deasserted.

Table 5. RMII Signal Description (continued)

NAME	DATA LINES	I/O	DESCRIPTION		
MIITXEN	1	I	Transmit Enable. This signal indicates to the MAX2982 that valid data is present on the MIIDAT I/Os. MIITXEN shall be asserted synchronously with the first nibble of the preamble and shall remain asserted while all di-bits to be transmitted are presented to the RMII.		
MIIDAT[5:4]	2	0	MII Receive Data. Data is transferred from the MAX2982 to the external MAC across these two lines, one di-bit at a time. Upon assertion of MIIRXDV, the MAX2982 ensures that MIIDAT[5:4] = 00 until proper receive decoding takes place.		
MIIRXDV	1	0	Receive Data Valid (CRS_DV). When asserted high, indicates that the incoming data on the MIIDAT inputs are valid.		
MIICLK	1	I	RMII Reference Clock. A continuous clock that provides the timing reference for MIIRXDV, MIIDAT, MIITXEN, and MIIRXER. MIICLK is sourced by the Ethernet MAC or an external source and its frequency is 5MHz in 10Mbps data rate and 50MHz in 100Mbps data rate.		
MANAGEMENT DATA U	MANAGEMENT DATA UNIT				
MIIMDC	1	I	MII Management Data Clock. A 2.5MHz noncontinuous clock reference for the MIIMDIO signal.		
MIIMDIO	1	I/O	MII Management Data Input/Output. It is a bidirectional signal that carries the data for the management data interface.		




Figure 7. MAC-PHY Connection in RMII Mode




Figure 8. External Host and MAX2982 Connection in FIFO Mode

FIFO Synchronous Interface Signals

The buffering FIFO interface supports synchronous operation and can be interfaced gluelessly to an external microprocessor memory bus. The interface is clocked by the external processor on the MIICLK pin.

The read and write pulse width is three MIICLK cycles.

The signals that provide data, status, and control to and from the MAX2982 are shown in <u>Table 6</u>. MIIRXDV should never be asserted at the same time as MIITXEN, but the device is able to start transmission while receive is in progress. The MAX2982 gives higher priority to Tx packets from the external host to avoid data loss.

On transmit, the MAX2982 asserts MIICRS after MIITXEN is asserted by the host. The host should not assert MIITXEN if MIICRS is already high. After MIITXEN is deasserted by the host, which means that the host has completed data transmission, MIICRS goes low when the MAX2982 is ready to receive another packet. When MIICRS falls, MIITXEN can be held low if there is another packet to send.

Table 6. FIFO Synchronous Signal Description

NAME	DATA LINES	I/O	DESCRIPTION
MIIDAT[7:0]	8	I/O	Transmit/Receive Data. Data is transferred to/from the MAX2982 from/to the external MAC across this bidirectional port, 1 byte at a time.
MIITXEN	1	I	Transmit Enable (Active High). This signal indicates to the MAX2982 that the transmission has started, and that data on MIIDAT should be sampled using BUFWR. MIITXEN remains high to the end of the session.
MIICRS	1	0	Transmit in Progress (Active High). When asserted high, indicates to the external host that outgoing traffic is present on the powerline and the host should wait until the signal goes low before sending additional data.
BUFWR	1	I	Write (Active Low). Inputs a write signal to the MAX2982 from the external MAC, writing the present data on MIIDAT pins into the interface buffer on each positive edge.
MIIRXDV	1	0	Receive Data Valid (Active High). When asserted high, indicates that the incoming data on the MIIDAT pins are valid.
MIIRXER	1	0	Receive Error (Active High). When asserted high, indicates to the external MAC that an error has occurred during the frame reception.
BUFRD	1	ı	Read (Active Low). Inputs a read signal to the MAX2982 from the external MAC, reading the data from the MIIDAT pins of the MAX2982 on each positive edge.
BUFCS	1	I	Chip Select (Active Low). When asserted low, it enables the device. When it is high, all inputs/outputs are in high impedance, including MIIDAT[7:0].
MIICLK	1	I	Reference Clock. Used for sampling BUFWR and BUFRD in synchronous mode.

Transmissions can cut through or begin to be modulated onto the wire as soon as the transfer begins because the interface fills the MAX2982 buffer faster than data needs to be made available to the modulator. When a packet arrives at the MAX2982, the device attempts to gain access to the channel. Since this might not happen

START WRITE TO THE N0 FRAME FIFO AVAILABLE INTERFACE YES N0 COUNTER CRS OR FRAME LENGTH RXDV YES 0 **ASSERT** RESET MIITXEN MIITXEN

Figure 9. Buffering Synchronous Transmission Process from the External Host View

before the entire packet is transferred across the interface, the MAX2982 FIFO features a 2KB Tx buffer to hold packets to perform this rate adaptation.

On receive, when the MAX2982 anticipates a packet to be demodulated, the device raises MIIRXDV to identify the upper layer that a packet is ready to transmit. MIIRXDV drops when the last byte is transmitted. Receive direction transfers maintain priority over the transmit direction to ensure that the buffer empties faster than packets arrive off the wire. The longest that the receiver needs to wait is the time to transfer one Tx frame plus an IFG.

Synchronous Transmitting

When the external host is ready to transmit a frame and MIICRS is not high (the previous transmission is finished), it asserts MIITXEN. The external host must assert MIITXEN if MIIRXDV is not high to avoid data loss. In response, the MAX2982 asserts MIICRS. While the external host keeps MIITXEN high, one byte of data is transmitted into the MAX2982 through MIIDAT_IN for each positive edge of BUFWR. After transmission of the last byte of data, the external host resets MIITXEN. Figure 9 shows the interactions between the external host and the MAX2982. There are two GPIOs indicating packet loss and completion of a packet transmission controlled by software. The host can use these signals to determine packet retransmission much faster than through TCP or a packet-based scheme. The BUFWR clock rate is 16MHz maximum at MIICLK of 40MHz.

<u>Figure 10</u> shows the overall transmission timing of the FIFO synchronous interface.




Figure 10. Synchronous Transmission Timing of the Buffering (FIFO) Interface




Figure 11. Buffering (FIFO) Interface Receive Process from the External Host View (Synchronous Mode)

Synchronous Receiving

When the MAX2982 is ready to send a frame to the external host, the MAX2982 asserts MIIRXDV after an IFG when there is no transmission session in progress with respect to MIICRS. A receive process cannot start while a transmission is under progress. The FIFO features a 2KB Rx buffer to store received packets.

While the MAX2982 keeps MIIRXDV high, the device sends one byte of data on MIIDAT_OUT for each positive edge on BUFRD. The first two bytes represent the frame length in MSB first format. After the last byte of data is received, the MAX2982 resets MIIRXDV. The direction of bidirectional data I/Os is controlled through BUFCS and BUFRD. The MAX2982 enables data output drivers when BUFCS = 0 and BUFRD = 0. Figure 11 shows the interactions between the external host and the MAX2982. Figure 12 shows the overall receive timing of the buffering interface.




Figure 12. Synchronous Receive Timing of Buffering (FIFO) Interface

FIFO Synchronous Read/Write Timing

The FIFO interface is connected to an external data bus in half-duplex mode with independent buffers for Tx and

Rx and MIICLK provided with external processor controls BUFRD and BUFWR timing as shown in Figure 13 and Figure 14.




Figure 13. FIFO Synchronous Mode Read Timing Diagram

- Minimum CLK frequency is 2.5MHz and maximum is 66MHz.
- MIIDATA_OUT is valid no later than tov prior to the positive edge of T3 and remains valid for at least to MIN following the positive edge of T3.
- MIIDATA_OUT is placed in a high-impedance state no later than t_{OH} MAX after the positive edge of T3.
- CLK duty cycle is 40% to 60%.




Figure 14. FIFO Synchronous Mode Write Timing Diagram

- MIIDATA_IN minimum setup time is t_{IS} prior to the positive edge of T3.
- MIIDATA_IN minimum hold time is t_{IS} following the rising edge of T3.
- BUFWR pulse width is 3 clock cycles long.
- Minimum CLK frequency is 2.5MHz and maximum is 66MHz.
- CLK duty cycle is 40% to 60%.

A typical interface between the MAX2982 and a microcontroller at a 40MHz clock rate is shown in Figure 15 with the following setting. \overline{WR} and \overline{RD} signals manage data transfer to/from the FIFO port through \overline{BUFWR} and \overline{BUFRD} . \overline{WR} and \overline{RD} are asserted low for three clock cycles and data is valid for at least 3ns.

Microcontroller settings:

CLKOUT Max 40MHz.

RD and WR access phase set to 3 CLKOUT cycles.

GPIO[1]: When the MAX2982 is ready to send a frame to the microcontroller, the MAX2982 asserts MIIRXDV.

GPIO[2]: When the external host is ready to transmit a frame and MIICRS is not high (the previous transmission is finished), the microcontroller asserts MIITXEN. The external host must assert MIITXEN if MIIRXDV is not high to avoid data loss.

GPIO[3]: Upon assertion of MIITXEN, the MAX2982 asserts MIICRS.

GPIO[4]: When MIIRXER is asserted high, indicates to the microcontroller that an error has occurred during the frame reception.




Figure 15. Typical Interface Between a Microcontroller and MAX2982

FIFO Asynchronous Interface Signals

In addition to the previously described synchronous mode, a firmware update to the MAX2982 enables an asynchronous mode. In asynchronous mode, the MAX2982 provides an internal clock for the MII interface. This allows any external processor with 13 available GPIO signals to interface to the MAX2982. See Figure 21 for required timing information, and Table 7 for interfacing information.

The external microcontroller should never assert MIRXDV and MIITXEN at the same time. Nevertheless, the microcontroller can begin to load the transmit FIFO while a receive operation is in progress. It is highly recommended to give the receive operation a higher priority that the transmit operation in the microcontroller to avoid data loss.

On transmit the MAX2982 asserts MIICRS after the host microcontroller asserts MIITXEN. After all data has been transmitted by the host microcontroller, it deasserts MIITXEN. The MAX2982 continues transmitting the buffered data to the powerline. When the MAX2982 is ready for another packet, it de-asserts MIICRS. Even though MIICRS goes inactive, it may be asserted again if there is another packet to send. The host microcontroller should check for this condition and never assert MIITXEN if MIICRS is high. The FIFO Tx buffer is 2Kb.

Transmissions can "cut through" or begin to be modulated onto the wire as soon as the data transfer from the host microcontroller begins, as the host interface fills the MAX2982 buffer faster than data needs to be made available to the modulator. When a packet arrives at the MAX2982, it attempts to gain access to the channel. Since this may not happen before the entire packet is transferred across the interface, the MAX2982 buffers at least one Ethernet packet to perform this rate adaptation.

On receive, the MAX2982 raises MIIRXDV to identify to the upper layer that it is ready to transfer a packet. MIIRXDV falls when the last byte is transferred to the host microcontroller.

Table 7. FIFO Asynchronous Signal Description

NAME	DATA LINES	I/O	DESCRIPTION
MIIDAT[7:0]	8	I/O	Transmit/Receive Data. Data is transferred between the MAX2982 and the external MAC across this bidirectional port, 1 byte at a time.
MIITXEN	1	I	Transmit Enable (Active High). This signal indicates to the MAX2982 that the transmission has started, and that data on MIIDAT should be sampled on the rising edge of BUFWR. MIITXEN remains high to the end of the session.
MIICRS	1	0	Transmit in Progress (Active High). When asserted high, indicates to the external host that outgoing traffic is present on the powerline and the host should wait until the signal goes low before sending additional data.
BUFWR	1	I	Write (Active Low). Inputs a write signal to the MAX2982 from the external MAC, writing the present data on MIIDAT pins into the interface buffer on each positive edge.
MIIRXDV	1	0	Receive Data Valid (Active High). When asserted high, indicates that the incoming data on the MIIDAT pins are valid.
MIIRXER	1	0	Receive Error (Active High). When asserted high, indicates to the external MAC that an error has occurred during the frame reception.
BUFRD	1	I	Read (Active Low). Inputs a read signal to the MAX2982 from the external MAC, reading the data from the MIIDAT pins of the MAX2982 on each positive edge.
BUFCS	1	I	Chip Select (Active Low). When asserted low, it enables the device. When it is high, all inputs/outputs are in high impedance, including MIIDAT[7:0].
MIICLK	1	I	Reference Clock. Used for sampling BUFWR and BUFRDN in asynchronous mode.

Receive direction transfers take priority over transmit direction transfers to ensure that the buffer empties faster than packets can arrive off the wire. The longest that the receiver needs to wait is the time to transfer one Tx frame plus an IFG.

Asynchronous Transmitting

When the external host is ready to transmit a frame and MIICRS is not active (the previous transmission is finished), it asserts MIITXEN. The external host must assert MIITXEN only when MIIRXDV is not active to avoid data loss. In response, MIICRS is asserted by the MAX2982. While the external host keeps MIITXEN high, one byte of data is transmitted into the MAX2982 through MIIDAT for each positive edge of BUFWR. After transmission of the last data byte, the external host clears MIITXEN. Interactions between external host and the MAX2982 are shown in Figure 16. The BUFWR clock rate is 16MHz maximum at MIICLK of 50MHz.




Figure 16. Buffering Asynchronous Transmission Process from the External Host View




Figure 17. Asynchronous Transmission Timing of the Buffering (FIFO) Interface




Figure 18. Buffering FIFO Interface Receive Process from the External Host View (Asynchronous Mode)

<u>Figure 17</u> shows the overall transmission timing of the FIFO asynchronous interface.

Asynchronous Receiving

When a frame is ready to send from the MAX2982 to the external host, the MAX2982 asserts MIIRXDV after an IFG (about 0.96µs), while there is no transmit activity in progress (that is, MIICRS is not set). A receive process cannot start while a transmit operation is in progress. The receive FIFO is 2KB in size.

While the MAX2982 keeps MIIRXDV high, it sends one byte of data on MIIDAT for each positive edge on \overline{BUFRD} . The first 2 bytes represent frame length in MSB first format. After the last data byte is received, the MAX2982 resets MIIRXDV. The direction of bidirectional data pins is controlled through the \overline{BUFCS} and \overline{BUFRD} pins. The MAX2982 drives data onto the bus when \overline{BUFRD} = 0 and \overline{BUFCS} = 0. Figure 18 shows the interactions between external host and the MAX2982 baseband. Figure 19 shows the overall receive timing of the buffering interface. Figure 21 shows the write mode timing.




Figure 19. Asynchronous Receive Timing of the Buffering (FIFO) Interface




Figure 20. FIFO Asynchronous Mode Write Timing




Figure 21. FIFO Asynchronous Mode Read Timing

Management Data Unit (MDU)

The MIIMDIO is a bidirectional data in/output for the management data interface. The MIIMDC signal is a clock

reference for the MIIMDIO signal. <u>Figure 22</u> illustrates the write behavior of the MDU. <u>Figure 23</u> illustrates the read behavior of the MDU.




Figure 22. Write Behavior of the Management Data Unit




Figure 23. Read Behavior of Management Data Unit

Ethernet Interface

Table 8 shows the upper-layer interface selection. Figure 24 shows the transmit timing. tTXDV is the time that data must be valid for after a low-to-high transition on ETHTXCLK. tTXDH is the time that data must be held after a low-to-high transition on ETHTXCLK. Figure 25 shows the receive timing. tRXS is the setup time prior to the positive edge of ETHRXCLK. tRXH is the hold time after the positive edge of ETHRXCLK. Refer to IEEE 802.3 specification for further information on the Ethernet MAC interface.

UART Interface

A serial asynchronous communication protocol using UART standard interface is implemented in the MAX2982 to download MAC firmware. Configure the UART interface as shown in Table 9 to communicate with the current MAC software, unless otherwise noted in the firmware release note.

In order to download and debug HomePlug MAC software use of a null modem cable is required to make a serial connection as shown in <u>Figure 26</u>. The MAX3221 is used as a UART driver.

Table 8. Upper-Layer Interface Selection GPIO Settings

INTERFACE	GPIO[3] UL2	GPIO[6] AWR_UL1	GPIO[4] ASCL_UL0
ETH (MII)	1	0	0
ETH (RMII)	1	0	1

Table 9. UART Interface Configuration

Data Rate	115200 bps
Data Length	8 bits
Stop Bit	1 bit
Flow Control	None

Table 10. Upper-Layer Interface Selection GPIO Settings

INTERFACE	GPIO[3]	GPIO[6]	GPIO[4]
	UL2	AWR_UL1	ASCL_UL0
USB	0	0	0

USB Interface

Figure 27 shows the structure of a USB cable. The two inputs USBD+ and USBD- are data inputs used in the USB interface, and correspond to D+ and D- in Figure 21. V_{BUS} is nominally +5V at the source. Table 10 shows the upper-layer interface GPIO setting to select USB. Refer to the Universal Serial Bus Specification, Revision 1.1 for more details on the USB interface.

Maximum Supply Current

Typical supply currents are provided in the *Electrical Characteristics* tables. Under worst-case conditions, more current than that given may be required. However, under no circumstances, will the current on any power rail exceed the values given in the below table. These values are tested using internal ROM code. Actual current required may vary if other application code is installed.

DESCRIPTION	SYMBOL	VALUE
Maximum current, 1.2V digital supply rail	I _{DD12} max	600mA
Maximum current, 3.3V digital supply rail	I _{DD33} max	100mA
Maximum current, analog core supply rail	I _{AVDD12} max	10mA
Maximum current, analog supply rail	I _{AVDD33} max	1mA




Figure 24. Transmit Timing for Ethernet MAC Interface




Figure 25. Receive Timing for Ethernet MAC Interface




Figure 26. MAX2982 UART Interface with Driver and DB9 Connector




Figure 27. USB Cable




Figure 28. External Components Required for Crystal Oscillator

Applications Information

Disabling Ethernet and MII/RMII/FIFO Interface

MII/RMII/FIFO INTERFACE					
NAME	DIRECTION	DISABLED STATUS			
MIICRS	0	N.C.			
MIITXEN	I	DGND			
MIICLK	I	DGND			
MIIDAT[7]	I/O	N.C.			
MIIDAT[6]	I/O	N.C.			
MIIDAT[5]	I/O	N.C.			
MIIDAT[4]	I/O	N.C.			
MIIDAT[3]	I/O	N.C.			
MIIDAT[2]	I/O	N.C.			
MIIDAT[1]	I/O	N.C.			
MIIDAT[0]	I/O	N.C.			
MIIRXER	0	N.C.			
MIIRXDV	0	N.C.			
BUFCS	I	V _{DD33}			
BUFRD	I	V _{DD33}			
BUFWR	I	V _{DD33}			
MIIMDC	I	DGND			
MIIMDIO	I/O	N.C.			

Configure UART I/O as Follows to Disable UART Interface

UART INTERFACE					
NAME	DIRECTION	DISABLED STATUS			
UARTTXD	0	N.C.			
UARTRXD	I	V _{DD33}			

Note: Disabling the UART interface disables MAC code update and FLASH programming through UART.

Configure JTAG I/O as Follows to Disable JTAG Interface

_				
JTAG INTERFACE				
NAME	ME DIRECTION DISABLED STATUS			
JTCK	I	Connect to V_{DD33} using a $10k\Omega$ resistor		
JTMS	I	Connect to V_{DD33} using a $10k\Omega$ resistor		
JTDO	0	N.C.		
JRTCK	0	N.C.		
JTDI	I	Connect to V_{DD33} using a $10k\Omega$ resistor		
JTRST		Connect to V_{DD33} using a $10k\Omega$ resistor		

Interfacing the MAX2982 to the MAX2981 Analog Front-End (AFE)

The interface to the MAX2981 AFE devices uses a bidirectional bus to pass the digital data to and from the DAC and ADC. Handshake lines help accomplish the data

transfer as well as the operation of the AFE. <u>Figure 29</u> shows the interface signals. See the MAX2981 data sheet for AFE pin configuration/description. <u>Table 11</u> shows the MAX2982 to MAX2981 signal interface.




Figure 29. MAX2981 AFE Interface to MAX2982




Figure 30. AFE Tx Timing Diagram




Figure 31. AFE Rx Timing Diagram

Table 11. MAX2982 to AFE Signal Interface

NAME	DATA LINES	I/O	DESCRIPTION
AFETXEN	1	0	AFE Transmit Enable. The AFETXEN signal is used to enable the transmitter of the AFE. When AFETXEN and AFEREN are high, data is sent through the AFEDAD[9:0] to the DAC and then into the powerline.
AFEREN	1	0	Setting Bus Direction. The AFEREN signal sets the direction of the data bus AFEDAD[9:0]. When high, data can be sent from the MAX2982 to the DAC in the AFE, and when low, data is sent from the ADC to the MAX2982.
AFEPDRX	1	0	AFE Receiver Power-Down. When the AFE is in transmit mode, the AFEDRX signal goes high, the receiver section of the AFE is powered down. The MAX2981 features a transmit power-savings mode which reduces current dissipation from 280mA to 155mA. To use this power-saving mode, lower AFEDRX 10µs prior to the end of a transmission. If this mode is not required, connect AFEDRX to AFETXEN and AFEREN. In this case, the MAX2981 consumes 280mA.
AFEDAD[9:0]	10	I/O	AFE 10-Bit ADC and DAC Bus. AFEDAD[9:0] is the 10-bit bidirectional bus that connects the MAX2982 to the AFE DAC and ADC. The direction of the bus is controlled by AFEREN described above.

Table 11. MAX2982 to AFE Signal Interface (continued)

NAME	DATA LINES	I/O	DESCRIPTION
AFEFRZ	1	0	AFE Receive AGC Control. The AFEFRZ signal controls the AGC circuit in the receive path in the AFE. When this signal is low, the gain circuit on the input signal continuously adapts for maximum sensitivity. This signal is raised high when the MAX2982 detects a valid preamble. After the AFEFRZ signal is raised high, it continues to adapt for an additional short period of time, then it locks the currently adapted level on the incoming signal. The MAX2982 holds AFEFRZ high while receiving a transmission, and then lowers for continuous adaptation for maximum sensitivity of other incoming signals.
AFECLK	1	0	AFE Clock. It is a 50MHz clock generated for the MAX2981 AFE.
AFERESET	1	0	AFE Reset. To perform a reset on the MAX2981 AFE, AFECLK must be free running and AFERESET must have a transition from high to low level (falling edge) and a transition from low to high level (rising edge) with a low level minimum duration of 100ns. A reset must be performed at power-up.
GPIO[6] (AWR_UL1)	1	0	AFE Serial-Interface Read/Write Select
GPIO[5] (ASDAT)	1	I/O	AFE Serial-Interface Data (Write/Read)
GPIO[4] (ASCL_UL0)	1	0	AFE Serial-Interface Clock
GPIO[7] (PDAFE)	1	0	AFE Power-Down

MAC Boot Options

The MAX2982 on-chip ROM is programmed with a booting application to decrypt and load encrypted MAC firmware into on-chip RAM for execution from an external source or to run HomePlug 1.0 from the ROM. The source is determined by the boot mode selected. Standard HomePlug 1.0 firmware or LORA firmware and a number of other boot images are available. The selection of boot modes is controlled through boot pins GPIO[21:23] (see Table 12) that are sensed during the MAX2982 startup process. There are four boot options:

- Downloading encrypted flash-resident code.
 - The image can be downloaded from supported serial peripheral interface (SPI) flash devices. The image stored in flash is encrypted. A few words at the start of flash memory contain information such as the address of location in which the code image is stored.
- Launch HomePlug 1.0 operation from on-chip ROM.
- The encrypted code image in flash is updated using Trivial File Transfer Protocol (TFTP) application.

TFTP is a standard protocol to transfer files. A TFTP application can be used to upload the encrypted code image to the MAX2982 through one of the upper-layer interfaces (ETH). To invoke the MAX2982 TFTP boot mode, the boot pins must be set according to Table

- 12 before reset. In this mode, the MAX2982 bootloader expects to receive the image from one of the upper-layer interfaces. The default TFTP server IP address is 10.1.254.250. This parameter can be modified and programmed into the external flash. If the integrity of the received image is OK and the external flash device is available, the image in flash is updated and executed. Any errors that happened during the TFTP session are reported to the TFTP client. The RESET pin must be asserted to start program execution.
- Simple code download through UART.

The MAX2982 is configurable to accept code images from the UART. The first four bytes of the image specify the memory location in SRAM to which the binary image is copied (0x2020000–0x203FFFF). The next four bytes specify the length of the image (excluding eight header and four tail bytes). The specified length cannot be greater than 128KB (size of SRAM) and must be nonzero. Otherwise, the boot restarts simple code download through UART after issuing an appropriate error message to the host. The last four bytes of the image are the checksum. This is the NOT value of XOR of all words in binary image. After the image is loaded, the last four bytes are read as the image checksum. This value is compared against the value calculated over the loaded image. If these two values

are identical then the image is launched by jumping to the target (destination) address, otherwise, the boot restarts simple code download through the UART.

Five GPIOs are used to determine the boot mode. <u>Table 12</u> shows the corresponding settings (PU: pulled up, PD: pulled down, X: don't care). Pullup and pulldown resistors

Table 12. Boot Modes

		BOOT/FT PINS				
CODE DOWNLOAD	FLASH TYPE	GPIO[23] (HPACT_BP2)	GPIO[22] (HPLINK_BP1)	GPIO[21] (HPCOL_BP0)	GPIO[8] (ISCL_FT0)	GPIO[10] (IWCS_FT1)
	Flash type is SPI (AT45DBxxx)	0	1	0	PU	PU
Encrypted image download from flash	Flash type is SPI M25P10-A (1Mb), M25P20 (2Mb), M25P40 (4Mb), M25PE20 (2Mb), M25P80 (8Mb), MX25L1606E	1	1	0	PU	PU
	Flash type is SPI (AT45DBxxx)	0	0	1	PU	PU*
Encrypted image download via Ethernet using TFTP	Flash type is SPI M25P10-A (1Mb), M25P20 (2Mb), M25P40 (4Mb), M25PE20 (2Mb) M25P80 (8Mb), MX25L1606E	1	0	1	PU	PU*
	Flash type is SPI** (AT45DBxxx)	0	1	1	PU	PU*
Launch ROM-resident MAC	Flash type is SPI** M25P10-A (1Mb), M25P20 (2Mb), M25P40 (4Mb), M25PE20 (2Mb), M25P80 (8Mb), MX25L1606E	1	1	1	PU	PU*
	Flash Type is SPI** (AT45DBxxx)	0	0	0		
Code download through UART	Flash type is SPI** M25P10-A (1Mb), M25P20 (2Mb), M25P40 (4Mb), M25PE20 (2Mb), M25P80 (8Mb), MX25L1606E	1	0	0	X	PU*

^{*}If IWCS_FT1 is pulled down instead of pulled up indicates that there is no flash device connected. If this is the case and if LED0_BP0 = LED1_BP1 = 0, then ISCL_FT0 must be pulled up.

^{**}External flash is used to store code image and configuration parameters.

are $10k\Omega$. ISCL_FT0 and IWCS_FT1 are used for flash operations. These two are outputs in flash operations but are inputs in the system boot process.

If an error occurs during the boot process, the error code is indicated on the LED outputs: LED0_ BP0, LED1_ BP1, and LED2_ BP2 according to Table 13. Pullup/pulldown resistors for LEDs are $1k\Omega$ or less.

The states of GPIOs and initialization inputs during the boot process are shown in <u>Table 12</u>. See the <u>Pin</u> <u>Description</u> for more information.

GPIO Usage by MAX2982 Firmware

The MAX2982 firmware makes special use of GPIOs as described in <u>Table 14</u>. GPIOs are utilized in input, output, or both directions.

Table 13. Boot Error Codes

LED2_BP2 (GPIO[23])	LED1_BP1 (GPIO[22])	LED0_BP0 (GPIO[21])	BOOT STATUS
0	0	1	The flash does not contain a valid image
0	1	0	The size of image is more than 128KB
0	1	1	The base address of image is out of the allowed range
1	0	0	Checksum error
1	0	1	No flash is available
1	1	0	Invalid boot mode
1	1	1	
0	0	0	No error

Table 14. GPIO Pins Used by MAX2982 Firmware

GPIO	FUNCTION NAME	DESCRIPTION
ODIOIOOI	LIDA OT DDO	Output: Reserved
GPIO[23]	HPACT_BP2	Input: Boot pin 2
ODIO[00]	HPLINK_BP1	Output: Drive AFE interface link status/activity LED
GPIO[22]	HPLIINK_DP1	Input: Boot pin 1
CDIO[04]	HPCOL_BP0	Output: Drive AFE interface collision LED
GPIO[21]	HPCOL_BPU	Input: Boot pin 0
GPIO[10]	IWCS_FT1	Output: Flash interface chip select
GPIO[10]	1WC5_F11	Input: Nonvolatile memory bit 1
GPIO[9]	ISDAT	Output: Flash interface data (write)
GPIO[9]	ISDAT	Input: Flash interface data (read)
GPIO[8]	ISCL_FT0	Output: Flash interface serial clock
GFIO[6]	ISOL_F10	Input: Nonvolatile memory, bit 0
GPIO[7]	PDAFE	Output: AFE power-down
GI 10[7]	IDAIL	Input: None
GPIO[6]	AWR_UL1	Output: AFE serial-interface write
GFIO[0]	AVVII_OL1	Input: Upper interface select, bit 1
GPIO[5]	ASDAT	Output: AFE serial interface data (write)
GFIO[5]	ASDAT	Input: AFE serial interface data (read)
GPIO[4]	ASCL_UL0	Output: AFE serial interface clock
GPI0[4]	ASCL_ULU	Input: Upper-layer interface select, bit 0
ODIO[0]	UL2	Output: None
GPIO[3]	ULZ	Input: Upper-layer interface select, bit 2
GPIO[2]	Reserved	Reserved
GPIO[1]	Reserved	Reserved

Upper-Layer Interface Settings

The MAX2982 supports different upper-layer interfaces described in Table 15.

UL2 is used in input direction only to set bit 2 of the upper-layer interface. AWR_UL1 and ASCL_UL0 are all dual-purpose GPIOs. At input direction AWR_UL1 and ASCL_UL0 set upper-layer interface bits 0 and 1. At output direction, AFE inputs SWR (MAX2981) and SCLK (MAX2981 Pin 22) are driven by these GPIOs.

Temperature Sensor

The MAX2982 includes an analog temperature sensor that measures the die temperature to enable temperature monitoring and provides an output voltage proportional to degrees Celsius. See the <u>Typical Operating Characteristics</u>. The temperature sensor provides $\pm 5^{\circ}$ C accuracy from -50°C to +125°C. The temperature sensor output is resistive with an impedance of typically 185k Ω .

Table 15. Upper-Layer Interface Settings

INTERFACE	UL2 (GPIO3)	UL1 (GPIO6)	UL0 (GPIO4)
MII	0	0	1
RMII	0	1	0
FIFO	0	1	1
ETH (MII)	1	0	0
ETH (RMII)	1	0	1
USB	0	0	0
Reserved	1	1	1

Ordering Information

PART	TEMP RANGE	PIN-PACKAGE
MAX2982GCD+	-40°C to +105°C	128 LQFP
MAX2982GCD/V+	-40°C to +105°C	128 LQFP

⁺Denotes a lead(Pb)-free/RoHS-compliant package. /V denotes an automative qualified part.

Chip Information

PROCESS: CMOS

Package Information

For the latest package outline information and land patterns (footprints), go to www.maximintegrated.com/package. Note that a "+", "#", or "-" in the package code indicates RoHS status only. Package drawings may show a different suffix character, but the drawing pertains to the package regardless of RoHS status.

PACKAGE	PACKAGE	OUTLINE	LAND	
TYPE	CODE	NO.	PATTERN NO.	
128 LQFP	C128+1	21-0086	90-0143	

MAX2982

Industrial Broadband Powerline Modem

Revision History

REVISION NUMBER	REVISION DATE	DESCRIPTION	PAGES CHANGED
0	9/11	Initial release	_
1	3/13	Updated Electrical Characteristics and AC Timing Characteristics tables, TOC 1, FIFO Read/Write Timing section, and Figure 19	3–6, 24, 26
2	6/13	Corrected <i>Electrical Characteristics</i> and <i>AC Timing Characteristics</i> tables; updated Figure 2; updated the <i>FIFO Synchronous Interface Signals</i> section and added the <i>FIFO Asynchronous Interface Signals</i> section; added the <i>Maximum Supply Current</i> section to the <i>Applications Information</i> section; updated Table 12; added Figure 28	3–5, 18, 21–37
3	10/13	Added XIN conditions to the Input Current (I _{IH}) parameter in the <i>Electrical Characteristics</i> table, modified certain elements to conform to IOS, corrected table and figure references, and updated Table 11	4–6, 9, 10, 12, 18, 32, 34



Maxim cannot assume responsibility for use of any circuitry other than circuitry entirely embodied in a Maxim product. No circuit patent licenses are implied. Maxim reserves the right to change the circuitry and specifications without notice at any time. The parametric values (min and max limits) shown in the Electrical Characteristics table are guaranteed. Other parametric values quoted in this data sheet are provided for guidance.