

# MAX32670/MAX32671 ERRATA SHEET

#### **Revision A1 Errata**

The errata listed below describe situations where components of this revision perform differently than expected or differently than described in the data sheet. Analog Devices may, at its own discretion, take future steps to correct these errata when the opportunity to redesign the product presents itself. Prior to that, Analog Devices has determined the following potential workarounds that customers may want to consider when addressing one of the situations described below.

This errata sheet only applies to components of this revision. These components are branded on the topside of the package with a six-digit code in the form yywwRR, where yy and ww are two-digit numbers representing the year and work week of manufacture, respectively, and RR is the revision of the component. To obtain an errata sheet on other die revisions, visit the Maxim website at www.maximintegrated.com/errata.

## 1) DEVICE IS ONLY RESET BY POR WHEN FLASH MEMORY PAGES ARE LOCKED

#### **Description:**

The device is only reset by a POR if the flash memory protection is enabled. This can occur:

- When the bootloader executes the LOCK or PERMLOCK command.
- If the flash memory protection is enabled through a GDB command.

#### Workaround:

Only use POR to reset the device when one or more flash memory pages are locked. Do not use GCR\_RSTR0.sys, the external RSTN pin, or the internal WDT timer to generate a reset.

## 2) LPUART STOP BIT ONE BIT TIME LONGER THAN EXPECTED

#### **Description:**

The length of the stop bit selected by the UARTn CTRL.stopbits field is: (15238)

0: 2 stop bits

1: 2.5 stop bits (for 5 bit mode) or 3 stop bits (for 6/7/8 bit mode)

#### Workaround:

None.

## 3) 32kHz OSCILLATOR DOES NOT DISABLE IN LOW-POWER MODES

## **Description:**

The 32kHz oscillator is always enabled when the device is in any mode other than ACTIVE, regardless of whether GCR\_CLKCN.xclken has been set to 1 or 0. (15243)

## Workaround:

None.

#### 4) DEVICE MUST OPERATE FROM 100MHz DEFAULT OSCILLATOR

#### **Description:**

The device will not operate as expected if a system oscillator other than the default IPO is selected. (15280)

#### Workaround:

None. Do not change the system oscillator from its default value.

# 5) DEVICE PINS ASSOCIATED WITH LPTIMER AND LPUART INSTANCES WILL NOT FUNCTION AS GPIOS AFTER THE PERIPHERAL CLOCK IS ENABLED

#### **Description:**

All of the pins associated with an instance of an LPTIMER or LPUART will no longer operate with the GPIO functionality after the first time that peripheral clock is enabled. All of the alternate functions associated with the device pins operate correctly. (15276)

#### Workaround:

Do not use the device pins associated with an instance of an LPTIMER or LPUART once its peripheral clock has been enabled.

### 6) WDT FEED SEQUENCE NOT REQUIRED FOR ACCESS TO WDT\_CTRL.en

#### **Description:**

The WDT\_CTRL.en field is not write-protected by the WDT feed sequence. (15292)

#### Workaround:

None. On B version silicon, unique feed sequences will be required for resetting the WDT count, writing WDT\_CTRL.en to 1, and writing WDT\_CTRL.en to 0.

#### 7) SOME GPIOS DO NOT ISOLATE WHEN $V_{DD} = 0V$

#### **Description:**

The maximum voltage on P0.[2, 4, 5, 7] must be equal to or less than V<sub>DD</sub> + 0.3V.

## Workaround:

None.

## 8) ERFO CANNOT BE THE SYSTEM CLOCK SOURCE WHEN ENTERING DEEPSLEEP

#### **Description:**

The ERFO is disabled when entering DEEPSLEEP even if GCR PM.erfo pd is cleared to 0. (15275)

#### Workaround:

Switch to a different oscillator before entering DEEPSLEEP.

#### 9) SYSTEM CLOCK SOURCE CANNOT BE SWITCHED DIRECTLY FROM IBRO TO INRO

#### **Description:**

The device does not operate as expected when SYS\_OSC is switched from IBRO to INRO. (15279)

#### Workaround:

Switch from IBRO to another clock source first, then switch from that clock source to INRO.

# 10) STANDARD DMA OPERATIONS INVOLVING ECC-ENABLED SYSTEM RAM INSTANCES MAY TRANSFER INCORRECT DATA

### **Description:**

Incorrect data may be transferred if operations are performed on system RAM instances with their ECC enabled. (21206)

#### Workaround:

Use a secondary DMA channel in conjunction with a primary DMA channel to perform DMA operations to and from ECC-enabled memory.

#### Considerations:

- The secondary DMA channel must be enabled before the primary DMA channel.
- The value of DMA\_CHn\_CNT.cnt for the secondary channel must be:

```
(4 x number_of_primary_bursts) + 1
```

For example, if both DMA\_CHn\_CNT.cnt = 2048 and DMA\_CHn\_CTRL.burst\_size = 32 for the primary channel, then 64 bursts are required. DMA\_CHn\_CNT.cnt for the secondary channel is therefore:

$$(4 \times 64) + 1 = 257$$

Use the following steps to configure both the secondary and primary DMA channels:

- Configure a secondary DMA channel for a dummy transfer of data. The destination is an unused location in the memory map, so this use of the secondary channel does not affect any usable memory.
  - a) Set DMA CHn SRC.addr to 0x4000 0000.
  - b) Set DMA CHn DST.addr to 0x4000 0200.
  - c) Clear DMA\_CHn\_CTRL.srcinc to 0 to disable the source automatic incrementing.
  - d) Clear DMA CHn CTRL.dstinc to 0 to disable the destination automatic incrementing.
  - e) Set DMA CHn CTRL.srcwd to 0b10.
  - f) Set DMA CHn CTRL.dstwd to 0b10.
  - g) Set DMA\_CHn\_CTRL.burst\_size to 0b00011.
  - h) Configure DMA\_CHn\_CTRL.pri of the secondary DMA channel to the same value as DMA\_CHn\_CTRL.pri of the primary DMA channel.
  - i) Configure DMA\_CHn\_CNT.cnt to the value calculated above.

- 2. Configure the primary DMA channel based on the transfer width. The source and destination address of the primary DMA channel must be aligned to a 32-bit boundary.
  - For a transfer width of 4 bytes:
    - a) DMA\_CHn\_CNT.cnt must be a multiple of 4.
    - b) DMA CHn CTRL.burst size must be a multiple of 4 bytes.
  - For a transfer width of 2 bytes:
    - a) DMA\_CHn\_CNT.cnt must be a multiple of 8.
    - b) DMA\_CHn\_CTRL.burst\_size must be a multiple of 8 bytes.
    - c) Set GCR\_MEMCTRL.ramws\_en to 1 to enable SRAM wait states.
  - For a transfer width of 1 byte:
    - a) DMA\_CHn\_CNT.cnt must be a multiple of 4.
    - b) DMA\_CHn\_CTRL.burst\_size must be a multiple of 4 bytes.
    - c) Set GCR MEMCTRL.ramws en to 1 to enable SRAM wait states.

## 11) GPIO0\_INEN AND GPIO0\_PS RESET VALUES ARE INCORRECT

## **Description:**

For all reset events, the reset values are

- GPIO0 INEN = 0xFFFFFFF
- GPIO0\_PS = 0x00000000

#### Workaround:

None.

## **Revision History**

REVISION NUMBER	REVISION DATE	DESCRIPTION	PAGES CHANGED
0	6/21	Initial release	
1	3/22	Added erratum 8	2
2	8/22	Removed erratum 5; added errata 8–11	2–4

Information furnished by Analog Devices is believed to be accurate and reliable. However, no responsibility is assumed by Analog Devices for its use, nor for any infringements of patents or other rights of third parties that may result from its use. Specifications subject to change without notice. No license is granted by implication or otherwise under any patent or patent rights of Analog Devices. Trademarks and registered trademarks are the property of their respective owners.

© 2022 Analog Devices, Inc. All rights reserved. Trademarks and registered trademarks are the property of their respective owners. One Analog Way, Wilmington, MA 01887 U.S.A. | Tel: 781.329.4700 | © 2022 Analog Devices, Inc. All rights reserved.