General Description

The MAX35104 is a gas flow meter system-on-chip (SoC) targeted as an analog front-end solution for the ultrasonic gas meter and medical ventilator markets. With a time measurement accuracy of 700ps and automatic differential time of flight (TOF), the device makes for simplified computation of gaseous flow.

Power consumption is the lowest available with ultra-low 62µA time-of-flight measurement and 125nA duty-cycled temperature measurement. Multi-hit (up to six per wave) capability with stop-enable windowing allows the device to be fine-tuned for the application. Internal analog switches, a configurable three-stage integrated operational amplifier chain amplifier, and an ultra-low input offset comparator provide the analog interface and control for a minimal electrical bill of material solution. A programmable highvoltage (up to 30V) pulse launcher provides up to 19dB of transducer launch amplitude adjustment to compensate for transducer aging and temperature, pressure, humidity affects. Early edge detection ensures measurements are made with consistent wave patterns to greatly improve accuracy and eliminate erroneous measurements. Built-in arithmetic logic unit provides TOF difference measurements and programmable receiver hit accumulators to minimize the host microprocessor access. For temperature measurement, the device supports a single 2-wire PT1000 platinum resistive temperature detector (RTD) or NTC thermistor. A simple 4-wire SPI interface allows any microcontroller to effectively configure the device for its intended measurement.

Applications

- Ultrasonic Gas Meters
- Medical Ventilators

Benefits and Features

- High Accuracy Flow Measurement for Billing and Leak Detection
 - Time-to-Digital Accuracy Down to 700ps Measurement Range Up to 8ms
 - 2 Channels: Single-Stop Channel
- High Accuracy Temperature Measurement for Precise Flow Calculations
 - One 2-Wire Sensor: PT1000, PT500 RTD, and Thermistor Support
- Maximizes Battery Life with Low Device and Overall System Power
 - Ultra-Low 62µA TOF Measurement and 125nA Duty-Cycled Temperature Measurement
 - Event Timing Mode with Randomizer Reduces Host μC Overhead to Minimize System Power Consumption
 - 2.3V to 3.6V Single-Supply Operation
- High Integration Solution Minimizes Parts Count and Reduces BOM Cost
 - · Built-In Real-Time Clock
 - Small, 5mm x 5mm, 40-Pin TQFN Package
 - -40°C to +85°C Operation

Ordering Information appears at end of data sheet.



TABLE OF CONTENTS

General Description	
Benefits and Features	
Absolute Maximum Ratings	6
Package Thermal Characteristics	6
Recommended Operating Conditions	6
Electrical Characteristics	6
Recommended External Crystal Characteristics	11
Timing Diagrams	11
Pin Configuration	
Pin Description	
Block Diagram	
Detailed Description	
Time-of-Flight (TOF) Measurement Operations	
Pulse Echo TOF Mode	
Early Edge Detect	
TOF Error Handling	
Step-Up DC-DC Controller	
Control and Operation	
Compensation Component Values	
RSENSE	
Kelvin Sense	
Power Transistor	
Inductor (L)	
Diode	
Output Filter Capacitor	
Piezo Driver Regulator	
Output Capacitor Selection	
Transducer Driver	
Analog Front-End	
Temperature Measurement Operations	26
Temperature Error Handling	26
Event Timing Operation	
Continuous Event Timing Operation	
Continuous Interrupt Timing Operation	
TOF Sample Randomizer	
Event Timing Mode 2	28
Event Timing Mode 3	30
Event Timing Mode 1	30

TABLE OF CONTENTS (continu	ued)
Calibration Operation	30
Error Handling during Calibration	32
RTC, Alarm, Watchdog, and Tamper Operation	32
RTC Operation	32
Alarm Operation	32
Watchdog Operation	
Tamper Detect Operation	
Device Interrupt Operations	
Interrupt Status Register	
ĪNT Pin	34
Serial Peripheral Interface Operation	
Opcode Commands	
Execution Opcode Commands	
TOF_UP Command (00h)	35
TOF_Down Command (01h)	35
TOF_DIFF Command (02h)	35
Temperature Command (03h)	36
Reset Command (04h)	
Initialize Command (05h)	
Bandpass Calibrate Command (06h)	
EVTMG1 Command (07h)	
EVTMG2 Command (08h)	
EVTMG3 Command (09h)	
HALT Command (0Ah)	
Calibrate Command (0Eh)	
Register Opcode Commands	
Read Register Command	
Write Register Command	
Register Memory Map	39
RTC and Watchdog Register Descriptions	
Configuration Register Descriptions	48
Conversion Results Register Descriptions	
Ordering Information	
Chip Information	
Package Information	
Revision History	80

LIST OF FIGURES	
Figure 1. SPI Timing Diagram Read	
Figure 2. SPI Timing Diagram Write	
Figure 3. Time-of-Flight Up Measurement Sequence	
Figure 4. Start/Stop for Time-to-Digital Timing	
Figure 5A. Pulse Echo Measurement Mode	
Figure 5B. Early Edge Detect Received Wave Example	20
Figure 6. Boost Circuits Components	21
Figure 7. Kelvin Sense Connection Layout Example	22
Figure 8. Piezo Driver Connection	24
Figure 9. Analog Front-End	
Figure 10. Temperature Command Execution Cycle Example	28
Figure 11. EVTMG2 Command	
Figure 12. EVTMG2 Pseudo Code	
Figure 13. EVTMG3 Command	
Figure 14. EVTMG3 Pseudo Code	
Figure 15. EVTMG1 Pseudo Code	
Figure 16. EVTMG1 Command	
Figure 17. Execution Opcode Command Protocol	
Figure 18. Read Register Opcode Command Protocol	
Figure 19. Continuous Read Register Opcode Command Protocol	
Figure 20. Write Register Opcode Command Protocol	
Figure 21. Continuous Write Register Opcode Command Protocol	39
LIST OF TABLES	
Table 1. Two's Complement TOF_DIFF Conversion Example	
Table 2. RSENSE Example Values	
Table 3. Example Gain Settings	26
Table 4. Randomizer Sampling	27
Table 5. Opcode Commands	
Table 6. Register Memory Map	40
Table 7. RTC Seconds Register	45
Table 8. RTC Mins_Hrs Register	45
Table 9. RTC Day_Date Register	46
Table 10. RTC Month_Year Register	

LIST OF TABLES (continued)	
Table 11. Watchdog Alarm Counter Register	. 47
Table 12. Alarm Register	. 47
Table 13. Switcher 1 Register	. 48
Table 14. Switcher 2 Register	. 50
Table 15. AFE 1 Register	. 52
Table 16. AFE 2 Register	. 53
Table 17. TOF1 Register	. 54
Table 18. TOF2 Register	. 56
Table 19. TOF3 Register	. 58
Table 20. TOF4 Register	. 59
Table 21. TOF5 Register	. 60
Table 22. TOF6 Register	. 61
Table 23. TOF7 Register	. 63
Table 24. Event Timing 1 Register	. 65
Table 25. Event Timing 2 Register	. 66
Table 26. TOF Measurement Delay Register	. 67
Table 27. Calibration and Control Register	. 68
Table 28. Real-Time Clock Register	. 70
Table 29. Interrupt Status Register	. 71
Table 30. Control Register	. 72
Table 31. Conversion Results Registers Description	. 73

Absolute Maximum Ratings

(Voltage relative to ground.)	Operating Temperature Range	40°C to +85°C
Voltage Range on V _{CC} Pins0.5V to +4.0V	Junction Temperature	+150°C
Voltage Range on All Other	Storage Temperature Range	55°C to +125°C
Pins (not to exceed 4.0V)0.5V to (V _{CC} + 0.3V)	Soldering Temperature (reflow)	+260°C
Voltage Range on High Voltage Pins32V	Lead Temperature (soldering, 10s)	+300°C
Continuous Power Dissipation (T _A = +70°C)	ESD Protection (All Pins, Human Body Model)	±500V
TOEN (derate 35.70mW/°C above +70°C) 2857.10mW		

Stresses beyond those listed under "Absolute Maximum Ratings" may cause permanent damage to the device. These are stress ratings only, and functional operation of the device at these or any other conditions beyond those indicated in the operational sections of the specifications is not implied. Exposure to absolute maximum rating conditions for extended periods may affect device reliability.

Package Thermal Characteristics (Note 1)

TQFN

Junction-to-Ambient Thermal Resistance (θ_{JA})28°C/W Junction-to-Case Thermal Resistance (θ_{JC}).......2°C/W

Note 1: Package thermal resistances were obtained using the method described in JEDEC specification JESD51-7, using a four-layer board. For detailed information on package thermal considerations, refer to www.maximintegrated.com/thermal-tutorial.

Recommended Operating Conditions

(T_A = -40°C to +85°C, unless otherwise noted.) (Notes 2, 3)

PARAMETER	SYMBOL	CONDITIONS	MIN	TYP	MAX	UNITS
Supply Voltage	V _{CC}		2.3	3.3	3.6	٧
Input Logic 1 (RST, CSW, SCK, DIN, CE)	V _{IH}		V _{CC} x 0.7		V _{CC} + 0.3	٧
Input Logic 0 (RST, CSW, SCK, DIN, CE)	V _{IL}		-0.3		V _{CC} x 0.3	V
Input Logic 1 (32KX1)	V _{IH32KX1}		V _{CC} x 0.85		V _{CC} + 0.3	V
Input Logic 0 (32KX1)	V _{IL32KX1}		-0.3		V _{CC} x 0.15	٧

Electrical Characteristics

 $(V_{CC} = +2.3V \text{ to } +3.6V, T_A = -40^{\circ}\text{C} \text{ to } +85^{\circ}\text{C}, \text{ unless otherwise noted.}$ Typical values are at $V_{CC} = 3.3V \text{ and } T_A = +25^{\circ}\text{C.}$) (Notes 2, 3)

PARAMETER	SYMBOL	CONDITIONS	MIN	TYP	MAX	UNITS
Input Leakage (CSW, RST, SCK, DIN, CE, CIP, CIN)	ΙL		-0.1		+0.1	μΑ
Output Leakage (INT, WDO, T1,T2)	OL		-0.1		+0.1	μΑ
Output Voltage Low (32KOUT)	V _{OL32K}	2mA			0.2 x V _{CC}	V
Output Voltage High (32KOUT)	V _{OH32K}	-1mA	0.8 x V _{CC}			V
Output Voltage High (DOUT, CMP_OUT/UP_DN)	V _{OH}	-4mA	0.8 x V _{CC}			V
Output Voltage High (TC)	V _{OHTC}	V _{CC} = 3.6V, I _{OUT} = -4mA	3.4			V
Output Voltage Low (WDO, INT, DOUT, MP_OUT/UP_DN)	V _{OL}	4mA			0.2 x V _{CC}	V
Pulldown Resistance (TC)	R _{TC}	ITC	650	1000	1750	Ω

 $(V_{CC} = +2.3V \text{ to } +3.6V, T_A = -40^{\circ}\text{C} \text{ to } +85^{\circ}\text{C}, \text{ unless otherwise noted.}$ Typical values are at $V_{CC} = 3.3V \text{ and } T_A = +25^{\circ}\text{C}.)$ (Notes 2, 3)

PARAMETER	SYMBOL	CONDITIONS	MIN	TYP	MAX	UNITS
Input Voltage Low (TC)	V _{ILTC}			0.36 x V _{CC}		
Pulldown (RXP, RXN)		AFE_BP = 0, pins disabled		80		μA
Resistance (T1, T2)	R _{ON}			1.5		Ω
Input Capacitance ($\overline{\text{CE}}$, SCK, DIN, $\overline{\text{RST}}$, CSW)	C _{IN}	Not tested		7		pF
RST Low Time	t _{RST}				100	ns
CURRENT						
Standby Current	I _{DDQ}	No oscillators running			10	μA
32kHz OSC Current	I _{32KHZ}	32kHz oscillator only, V _{CC} = 3.6V		0.42	1	μA
4MHz OSC Current	I _{4MHZ}	4MHz oscillator only, V _{CC} = 3.6V		82	135	μA
Time Measurement Unit Current	Ісстми	V _{CC} = 3.3V		4.3	8	mA
Calculator Current	ICCCPU			1.2	3	mA
Device Current Drain	I _{CC}	V _{CC} = 3.3V, TOF_DIFF = 2 per second, temperature = 1 per 30 seconds		62		μA
TRANSMITTER: BOOST SWITC	CH _{ER}					
Output Voltage Range				9 30		V
Programmable Output Voltage Step Size				1.7		V
Output Switching Frequency			100		200	kHz
Current-Limit Trip Level	V _{CS-SW}		100	150	200	mV
TRANSMITTER: FET GATE DR			•			
External FET Gate Charge	Q _G				2	nC
Rise Time	t _R	C _L = 1nF (Figure 2, Note 3)		100		ns
Fall Time	t _F	C _L = 1nF (Figure 2, Note 3)		100		ns
TRANSMITTER: HIGH-VOLTAG	E REGULATO	OR				
Output Voltage Range		Low		5.4		V
Output Voltage Range		High		26.4		V
Programmable Output Voltage Step Size				1.7		V
Output Voltage Accuracy				5		%
Load Regulation		I _{LOAD} = 15mA		150		mV

 $(V_{CC} = +2.3V \text{ to } +3.6V, T_A = -40^{\circ}\text{C} \text{ to } +85^{\circ}\text{C}, \text{ unless otherwise noted.}$ Typical values are at $V_{CC} = 3.3V \text{ and } T_A = +25^{\circ}\text{C}.)$ (Notes 2, 3)

PARAMETER	SYMBOL	CONDITIONS	MIN	TYP	MAX	UNITS
TRANSMITTER: PIEZO DRIVE	R					
Driver Output Resistance Pulling Down (n-Channel)	R _{ON-N-PD}	V _{IN} = 10V, I _{LD} =10mA		50		Ω
Driver Output Resistance Pulling Up (p-Channel)	R _{ON-P-PU}	V _{IN} = 10V, I _{LD} =10mA		50		Ω
Output Leakage Current	I _{LK-PD}			0.05		μA
Rise Time	t _{R-PD}	C _L = 1nF		100		ns
Fall Time	t _{F-PD}	C _L = 1nF		100		ns
FILTER SPECIFICATION			,			
Input Amplitude			1		10	mV
Differential Input Impedance				4		kΩ
Programmable Gain Resolution	Per bit			1.5		dB
COMPARATOR SPECIFICATIO	N					
Input Offset Voltage	V _{OFFSET}	C_OFFSETUP or C_OFFSETDN register programmed to 00h		2		mV
Input Offset Step Size	V _{STEP}			1		mV
Receiver Sensitivity	V _{SENS}	Stop hit detect level	10			mV _{P-P}
ANALOG RECEIVER: BANDPA	SS FILTER					
Center Frequency Accuracy	f _{0A}	f = 200kHz		6		%
O Panga				4		Hz/Hz
Q Range				12		
Q Accuracy				20		%
200kHz PERFORMANCE	•					•
A1 Differential Gain		200kHz, V _{IN} = 6mV _{P-P}		10		V/V
UP/DN Gain Match				±1		%

 $(V_{CC} = +2.3V \text{ to } +3.6V, T_A = -40^{\circ}\text{C} \text{ to } +85^{\circ}\text{C}, \text{ unless otherwise noted.}$ Typical values are at $V_{CC} = 3.3V \text{ and } T_A = +25^{\circ}\text{C}.)$ (Notes 2, 3)

PA	RAMETER	SYMBOL	CONDIT	TONS	MIN	TYP	MAX	UNITS
	PGA[3:0] = 0000b			V _{IN} = 19.0mV _{P-P}		3.16		
	PGA[3:0]= 0001b			$V_{IN} = 16.3 \text{mV}_{P-P}$		3.69		
	PGA[3:0]= 0010b			V _{IN} = 14.0mV _{P-P}		4.30		
	PGA[3:0]= 0011b			V _{IN} = 12.0mV _{P-P}		5.01		
	PGA[3:0]= 0100b			$V_{IN} = 10.3 \text{mV}_{P-P}$		5.84]
	PGA[3:0]= 0101b			$V_{IN} = 8.80 \text{mV}_{P-P}$		6.81		V/V
	PGA[3:0]= 0110b			$V_{IN} = 7.55 \text{mV}_{P-P}$		7.94		
PGA Gain	PGA[3:0]= 0111b		\/= 600m\/	V _{IN} = 6.48mV _{P-P}		9.26		
PGA Gaill	PGA[3:0]= 1000b		$V_{OUT} = 600 \text{mV}_{P-P}$	$V_{IN} = 5.56 \text{mV}_{P-P}$		10.8		
	PGA[3:0]= 1001b			$V_{IN} = 4.76 \text{mV}_{P-P}$		12.6		
	PGA[3:0]= 1010b			$V_{IN} = 4.09 \text{mV}_{P-P}$		14.7		
	PGA[3:0]= 1011b			$V_{IN} = 3.51 \text{mV}_{P-P}$		17.1		
	PGA[3:0]= 1100b			$V_{IN} = 3.02 \text{mV}_{P-P}$		20.0		
	PGA[3:0]= 1101b			$V_{IN} = 2.58 \text{mV}_{P-P}$		23.3		
	PGA[3:0]= 1110b			$V_{IN} = 2.21 \text{mV}_{P-P}$		27.1		
	PGA[3:0]= 1111b			V _{IN} = 1.90mV _{P-P}		31.6		
Filter Gain at 200kHz Trim			V _{IN} = 19mV _{P-P}			1.0		V/V
Filter Gain with Bypass			V _{IN} = 19mV _{P-P}			0.01		V/V

 $(V_{CC}$ = +2.3V to +3.6V, T_A = -40°C to +85°C, unless otherwise noted. Typical values are at V_{CC} = 3.3V and T_A = +25°C.) (Notes 2, 3)

PARAMETER	SYMBOL	CONDITIONS	MIN	TYP	MAX	UNITS
TIME MEASUREMENT UNIT			,			
Measurement Range	t _{MEAS}	Time of flight	4		8000	μs
Time Measurement Accuracy	t _{ACC}	Differential time measurement		700		ps
Time Measurement Resolution	t _{RES}			3.8		ps
EXECUTION TIMES						
Power-On-Reset Time		V _{CC} MIN to POR bit set		275		μs
Case Switch Time		CSW pin logic-high until CSWI bit set		20		ns
CAL Command Time		Command received until CAL bit set		1.25		ms
SERIAL PERIPHERAL INTERF	ACE (Figure 1	and Figure 2)				
DIN to SCK Setup	t _{DC}				20	ns
SCK to DIN Hold	t _{CDH}			2	20	ns
SCK to DOUT Delay	t _{CDD}			5	20	ns
SCK Low Time	1	V _{CC} ≥ 3.0V	25	4		ne
SCK LOW TIME	t _{CL}	$V_{CC} = 2.3V$	50	30		ns
SCK High Time	t _{CH}		25	4		ns
SCK Frequency	tsck				20	MHz
SCK Rise and Fall	t_R , t_F				10	ns
CE to SCK Setup	t _{CC}			5	40	ns
SCK to CE Hold	tcch				20	ns
CE Inactive Time	t _{CWH}			2	40	ns
CE to DOUT High Impedance	t _{CCZ}			5	40	ns

Note 2: All voltages are referenced to ground. Current entering the device are specified as positive and currents exiting the device are negative.

Note 3: Limits are 100% production tested at $T_A = +25^{\circ}C$. Limits over the operating temperature range and relevant supply voltage range are guaranteed by design and characterization.

Recommended External Crystal Characteristics

PARAMETER	SYMBOL	CONDITIONS	MIN	TYP	MAX	UNITS
32kHz Nominal Frequency	f _{32K}			32.768		kHz
32kHz Frequency Tolerance	$\Delta f_{32K}/f_{32K}$	25°C	-20		+20	ppm
32kHz Load Capacitance	C _{L32K}			12.5		pF
32kHz Series Resistance	R _{S32K}				70	kΩ
4MHz Crystal Nominal Frequency	f _{4M}			4.000		MHz
4MHz Crystal Frequency Tolerance	$\Delta f_{4M}/f_{4M}$	25°C	-30		+30	ppm
4MHz Crystal Loadapacitance	C_{L4M}			12.0		pF
4MHz Crystal Series Resistance	R _{S4M}				120	Ω
4MHz Ceramic Nominal Frequency				4.000		MHz
4MHz Ceramic Frequency Tolerance		25°C	-0.5		+0.5	%
4MHz Ceramic Load Capacitance				30		pF

Timing Diagrams




Figure 1. SPI Timing Diagram Read

Timing Diagrams (continued)





Figure 2. SPI Timing Diagram Write

Pin Configuration



Pin Description

PIN	NAME	FUNCTION	
1	32KX1	Connections for 32.768kHz Quartz Crystal, Connect a 12pF ceramic capacitor from each pin to ground. An external CMOS 32.768kHz signal can also drive the device. In this configuration, the	
2	32KX2	32KX1 pin is connected to the external signal and the 32KX2 pin is left unconnected.	
3	V _{DDISO}	LDO Supply Voltage. This pin should be decoupled to V _{SSISO} with a 100nF ceramic capacitor (Note 1).	
4	4MX1	Connections for 4MHz Quartz Crystal, connect a 12pF ceramic capacitor from each pin to ground. A ceramic resonator can also be used. An external CMOS 4MHz signal can also drive the device. In this configuration, the 4MX1 pin is connected to the external signal and the 4MX2 pin is left unconnected.	
5	4MX2		
6	CSW	CMOS Digital Input Case Switch. Active high tamper detect input.	
7	CMP_OUT/UP_DN	CMOS output that indicates the direction (upstream or downstream) of which the pulse launcher is currently launching pulses OR the comparator output (Note 2).	
8	BYPASS	Connect this pin to ground with a 100nF ceramic capacitor to provide stability for the on-board low-dropout regulator. The effective series resistance of this capacitor needs to be in the range of 1Ω to 2Ω (Note 3).	

Pin Description (continued)

PIN	NAME	FUNCTION	
9	RST	Active-Low Reset (CMOS Digital Input). Performs the same function as a power-on reset (POR).	
10	CE	Active-Low Serial Peripheral Interface Chip Enable Input (CMOS Digital Input)	
11	SCK	Serial Peripheral Interface Clock Input (CMOS Digital Input)	
12	DIN	Serial Peripheral Interface Data Input (CMOS Digital Input)	
13	DOUT	Serial Peripheral Interface Data Output (CMOS Output)	
14	ĪNT	Active-Low, Open-Drain Interrupt Output. The pin is driven low when the device requires service from the host microprocessor.	
15	WDO	Active-Low, Open-Drain Watchdog Output. The pin is driven low when the watchdog counter reaches zero (if enabled).	
16	CPL	Negative terminal of the flying capacitor for the voltage doubler. Connect this pin to CPH with a 100nF ceramic capacitor. (Note 4)	
17	СРН	Positive terminal of the flying capacitor for the voltage doubler. Connect this pin to CPL with a 100nF ceramic capacitor. (Note 4,5)	
18	V_{DD}	Supply Voltage. This pin should be decoupled to V _{SS} with a 100nF and a 22µF ceramic capacitor (Note 1).	
19	FETG	PWM Modulated CMOS Gate Driver Output for External n-Channel Power Transistor used in the Boost Switcher. Place a 25Ω series resistor between this pin and the transistor gate.	
20	V _{2X}	Connect this pin to ground with a 100nF ceramic capacitor to provide stability for the on-board voltage doubler (Notes 3, 4).	
21	COMP	Error-Amplifier Output of Boost Converter. Connect the frequency-compensation network between COMP and AVSS. See Figure 6 (Notes 3, 4).	
22	V _{SS_SW}	High-Current Ground Return for the Boost Switcher. Connect the current-sense resistor between this pin and CSIN+ (Note 4).	
23	CSIN	Positive Analog Input to the Current-Sense Amplifier for the Boost Switcher. Connect the current-sense resistor between this pin and CSIN (Note 4).	
24	TX_DNN	Connect to the negative terminal of the piezo transducer located downstream of the gas flow. Performs the launching and receiving functions required for a time-of-flight measurement. In the launch case, it is the negative output of the bridged differential output driver pair. In the receive case, it is the negative input of the analog differential return signal from the piezo transducer (Notes 2, 4).	
25	TX_DNP	Connect to the positive terminal of the piezo transducer located downstream of the gas flow. Performs the launching and receiving functions required for a time-of-flight measurement. In the launch case, it is the positive output of the bridged differential output driver pair. In the receive case, it is the positive input of the analog differential return signal from the piezo transducer (Notes 2, 4).	
26	V _{SS}	Ground Connection	
27	V _P	Resulting High-Voltage Bias Generated by the Boost Switcher Circuit. Used as the supply for the high-voltage regulator and to generate the feedback voltage fed into the error-amplifier for closed loop control. (Notes 3, 4).	

Pin Description (continued)

PIN	NAME	FUNCTION	
28	V _{PR}	Connect this pin to ground with a 1µF ceramic capacitor to provide stability for the on-board high-voltage regulator. When the high-voltage regulator is not used and constantly disabled, short this pin to VP (Notes 3, 4).	
29	TX_UPN	Connected to the negative terminal of the piezo transducer located upstream of the gas flow. Performs the launching and receiving functions required for a time-of-flight measurement. In the launch case, it is the negative output of the bridged differential output driver pair. In the receive case, it is the negative input of the analog differential return signal from the piezo transducer (Notes 2, 4).	
30	TX_UPP	Connected to the positive terminal of the piezo transducer located upstream of the gas flow. Performs the launching and receiving functions required for a time-of-flight measurement. In the launch case, it is the positive output of the bridged differential output driver pair. In the receive case, it is the positive input of the analog differential return signal from the piezo transducer (Notes 2, 4).	
31	AVDD	Analog Supply Voltage. This pin should be decoupled to AVSS with a 100nF ceramic capacitor (Note 1).	
32	RXP	Do Not Connect (DNC) When Utilizing the Internal Analog Front-End. Positive analog output from the selected transducer's differential return signal. When used with the CIP pin provides a way to construct an external analog front-end (Note 5).	
33	RXN	Do Not Connect (DNC) When Utilizing the Internal Analog Front-End. Negative analog output from the selected transducer's differential return signal. When used with the CIN pin provides a way to construct an external analog front-end (Note 5).	
34	CIN	Do Not Connect (DNC) When Utilizing the Internal Analog Front-End. Negative analog input to the differential receive comparator. When used with the RXN pin provides a way to construct an external analog front-end (Note 5). OR negative analog output of selectable AFE stages (Note 2).	
35	CIP	Do Not Connect (DNC) When Utilizing the Internal Analog Front-End. Positive analog input to the differential receive comparator. When used with the RXP pin provides a way to construct an external analog front-end (Note 5). OR positive analog output of selectable AFE stages (Note 2).	
36	AVSS	Ground Connection	
37	32KOUT	CMOS Output That Repeats the 32kHz Crystal Oscillator Frequency	
38	T1	Open-Drain Probe 1 Temperature Measurement (Note 5)	
39	T2	Open-Drain Probe 2 Temperature Measurement (Note 5)	
40	TC	Input/Output Temperature Measurement Capacitor Connection (Note 5)	
EP	V _{SSISO}	Exposed Pad, Ground Connection	

Note 1: A +2.7V to +3.6V supply. Typically sourced from a single lithium cell.

Note 2: Dual functionality pin.


Note 3: Do not connect to additional non-recommended external circuitry.

Note 4: High-voltage tolerant.

Note 5: This pin can be left open circuit if not needed.

Maxim Integrated | 15 www.maximintegrated.com

Block Diagram



Detailed Description

The MAX35104 is a gas flow meter SoC targeted as an analog front-end solution for the ultrasonic gas meter and medical ventilator markets. With a time measurement accuracy of 700ps and automatic differential Time-of-Flight measurement, the device makes for simplified computation of gaseous flow. Power consumption is the lowest available with ultra-low 62µA TOF measurement and 125nA duty-cycled temperature measurement.

Multihit (up to 6 per wave) capability with stop-enable windowing allows the device to be fine-tuned for the application. Internal analog switches, a configurable 3-stage integrated operational amplifier chain amplifier, and an ultra-low input offset comparator provide the analog interface and control for a minimal electrical bill of material

solution. A programmable high-voltage (up to 30V) pulse launcher provides up to 19dB of transducer launch amplitude adjustment to compensate for transducer aging and temperature, pressure, humidity affects.

Early edge detection ensures measurements are made with consistent wave patterns to greatly improve accuracy and eliminate erroneous measurements. A built-in arithmetic logic unit provides TOF difference measurements and programmable receiver hit accumulators to minimize the host microprocessor access. For temperature measurement, the device supports a single 2-wire PT1000 platinum resistive temperature detector (RTD) or NTC thermistor. A simple 4-wire SPI interface allows any microcontroller to effectively configure the device for its intended measurement.




Figure 3. Time-of-Flight Up Measurement Sequence

Time-of-Flight (TOF) Measurement Operations

TOF is measured by launching pulses from one piezoelectric transducer and receiving the pulses at a second transducer. The time between when the pulses are launched and received is defined as the time of flight. The device contains the functionality required to create a string of pulses, sense the receiving pulse string, and measure the time of flight. The device can measure two separate TOFs, which are defined as TOF Up and TOF Down.

A TOF Up measurement has pulses launched from the TX_UPN and TX_UPP pins, which is connected to the downstream transducer. The ultrasonic pulse is received at the upstream transducer, which is connected to the TX_DNN and TX_DNP pins. A TOF Down measurement has pulses launched from the TX_DNN and TX_DNP pins, which is connected to the upstream transducer. The ultrasonic pulse is received at the downstream transducer, which is connected to the TX_UPN and TX_UPP pins.

TOF measurements can be initiated by sending either the TOF_UP, TOF_DN, or TOF_DIFF commands. TOF_DIFF measurements can also be automatically executed using Event Timing Mode commands EVTMG1 or EVTMG2.

The steps involved in a single TOF measurement are described below and labeled in Figure 3.

- The 4MHz oscillator and LDO is enabled with a programmable settling delay time set by the CLK_S[2:0] bits in Calibration and Control register.
- 2) The boost circuit is enabled and attempts to reach the targeted set output voltage. Once at the target voltage, the stabilization time to wait before moving to the next step is set by the ST[3:0] bits in the Switcher 2 register.
- 3) The pulse launcher drives the appropriate TX pins with a programmable sequence of pulses. The number of pulses launched is set by the PL[7:0] bits in the TOF1 register. The frequency of these 50% duty-cycle pulses is set by the DPL[3:0] bits, also in the TOF1 register. The start of these launch pulses generates a start signal for the Time-to-Digital Converter (TDC) and is considered to be time zero for the TOF measurement. This is denoted in Figure 4.
- 4) After a programmable delay time set in TOF Measurement Delay register, the comparator and hit detector at the appropriate pins are enabled. This delay allows the receiver to start recording hits when the received wave is expected, eliminating possible false hits from noise in the system.
- Once the pulse launcher has completed transmitting the sequence of pulses, the boost circuit is disabled.

- 6) A common mode bias is enabled on the internal capacitor connecting the output of the bandpass filter to the input of the programmable offset comparator. This bias charge time is fixed at approximately 10µs.
- 7) The comparator is enabled.
- 8) Stop hits are detected according to the programmed preferred edge of the acoustic signal sequence received at the appropriate pins according to the setting of the STOP_POL bit in the TOF1 register. When a wave received at the receiving pins exceeds the Comparator Offset Voltage, which is set in the TOF6 and TOF7 registers, this wave is detected and identified as wave number 0. The width of the wave's pulse that exceeds the Comparator Offset Voltage is measured and stored as the t₁ time.
- The offset of the comparator then automatically and immediately switches to the Comparator Return Offset, which is set in the TOF6 and TOF7 registers.
- 10) The t₂ wave is detected and the width of the t₂ pulse is measured and stored as the t₂ time. The wave number for the measurement of the t₂ wave width is set by the T2WV[5:0] bits in the T0F2 register.
- 11) The preferred number of stop hits are then detected. For each hit, the measured TOF is stored in the appropriate HITxUPINT and HITxUPFrac or HITx-DNINT and HITxDNFRAC registers. The number of hits to detect is set by the STOP[2:0] bits in the TOF2 register. The wave number to measure for each stop hit is set by the Hitx Wave Select bits in the TOF3, TOF4, and TOF5 registers.
- After receiving all the programmed hits, the device calculates the average of the recorded hits and stores this to AVGUPINT and AVGUPFrac or

- AVGDNInt and AVGDNFrac. The ratio of t_1/t_2 and t_2/t_{IDEAL} are calculated and stored in the WVRUP or WVRDN register.
- 13) Once all the hit data, wave ratios, and averages become available in the Results registers, the TOF bit in the Interrupt Status register is set and the INT pin is asserted (if enabled) and remains asserted until the Interrupt Status register is accessed by the microprocessor with a Read register command.

The computation of the total time of flight is performed by counting the number of full and fractional 4MHz clock cycles that elapsed between the launch start and a hit stop as shown in Figure 4.

Table 1. Two's Complement TOF_DIFF Conversion Example

REGISTE	R VALUE	CONVERTER VALUE
TOF_DIFFInt (hex)	TOF_DIFFFrac (hex)	TOF DIFF Value (ns)
7FFF	FFFF	8,191,999.9962
001C	0403	7,003.9177
0001	00A1	250.6142
0000	0089	0.5226
0000	0001	0.0038
0000	0000	0.0000
FFFF	FFFF	-0.0038
FFFF	FFC0	-0.2441
FFFE	1432	-480.2780
FF1C	8001	-56,874.9962
8000	0000	-8,192,000.0000




Figure 4. Start/Stop for Time-to-Digital Timing

Each TOF measurement result is comprised of an integer portion and a fractional portion. The integer portion is a binary representation of the number of t_{4MHz} periods that contribute to the time results. The fractional portion is a binary representation of one t_{4MHz} period quantized to a 16-bit resolution. The maximum size of the integer is 7FFFh or (2¹⁵ - 1) x t_{4MHz} or \sim 8.19ms. The maximum size of the fraction is FFFFh or (2¹⁶ - 1)/2¹⁶ x t_{4MHz} . or \sim 249.9961 ns.

Pulse Echo TOF Mode

The device also has a pulse echo mode of operation. This mode allows time-of-flight measurements to be taken when only one transducer is used. The sole transducer transmits the high-voltage pulses and then receives the return signal. The time-of-flight measurement operation acts exactly as described in steps 1–13 except that the common mode of the AFE is applied to the same pins that transmitted the high-voltage pulses (Figure 5A).

The resulting data from the measurement is reported in the same manner as described in the TOF_UP, TOF_ DOWN, or TOF_DIFF sections depending upon which command was executed.

The pulse echo mode is enabled by setting the PECHO bit in the Switcher 2 Register.

Early Edge Detect

The Early Edge Detect method of measuring the TOF of acoustic waves is used for all the TOF commands including TOF_UP, TOF_DN, and TOF_DIFF. This method allows the device to automatically control the input offset voltage of the receiver comparator so that it can provide advanced measurement accuracy. The input offset of the receiver comparator can be programmed with a range +127 LSBs if triggering on a positive edge and -127 LSBs

if triggering on a negative edge, with 1 LSB = $V_{CC}/3072$. Separate input offset settings are available for the Upstream received signal and the Downstream received signal. The input offset for the Upstream received signal is programmed using the C OFFSETUP[6:0] bits in the TOF6 register,. The input offset for the Downstream received signal is programmed using the C_OFFSETDN[6:0] bits in the TOF7 register. Once the first hit is detected, the time t₁ equal to the width of the earliest detectable edge is measured. The input offset voltage is then automatically and immediately returned to a preprogrammed comparator offset value. This return offset value has a range of +127 LSB's to -128 LSB's in 1 LSB steps and is programmed into the C OFFSETUPR[7:0] bits in the TOF6 register for the Upstream received signal and programmed into the C OFFSETDNR[7:0] bits in the TOF7 register. This preprogrammed comparator offset return value is provided to allow for common-mode shifts that can be present in the received acoustic wave.

The device is now ready to measure the successive hits. The next selected wave that is measured is the t_2 wave. In the example in <u>Figure 5B</u>, this is the 7th wave after the Early Edge Detect wave. The selection of the t_2 wave is made with the T2WV[5:0] bits in the TOF2 register.

With reference to Figure 5B, the ratio t_1/t_2 is calculated and registered for the user. This ratio allows determination of abrupt changes in flow rate, received signal strength, partially filled tube detection, and empty tube. It also provides noise suppression to prevent erroneous edge detection. Also, the ratio t_2/t_{iDEAL} is calculated and registered for the user. For this calculation, t_{iDEAL} is one-half the period of launched pulse. This ratio adds confirmation that the t_2 wave is a strong signal, which provides insight into the common mode offset of the received acoustic wave.




Figure 5A. Pulse Echo Measurement Mode




Figure 5B. Early Edge Detect Received Wave Example

TOF Error Handling

Any of the TOF measurements can result in an error. If an error occurs during the measurement, all the associated registers report FFFFh. If a TOF_DIFF is being performed, the TOF_DIFFInt and TOF_DIF_Frac registers report 7FFFh and FFFFh, respectively. The TOF_DIFF_AVG Results registers do not include the error measurement. If the measurement error is caused by the time measurement exceeding the timeout set by the TIMOUT[2:0] bits in the TOF2 register, then the TO bit in the Interrupt Status register is set and the INT device pin is asserted (if enabled).

Step-Up DC-DC Controller

In order to increase the power transferred to the transducers during a launch sequence which is required to counteract the high attenuation factors for ultrasonic waves in gaseous mediums the device contains an integrated DC-DC Step-Up controller designed to operate in discontinuous-conduction mode (DCM boost). The controller provides adjustable-output voltage operation including programmable stabilization times with built in under voltage monitoring. The MAX35104's integrated gate driver utilizes the onboard voltage double in order to drive an external N-channel MOSFET's gate from ground to 2 x $V_{\rm DD}$. The controller uses an external sense resistor to control the peak inductor current and operates at adjustable switching frequencies.

The integrated boost controller in enabled and disabled automatically by the device. The logic enables the boost before executing a time of flight command and disables the boost once the transmit pulse train is complete, see example timing in the Figure 3. The boost is disabled upon completion of the transmit pulses in order to reduce overall system power consumption as well as to eliminate any controller switching noise that would be introduced during the return signal's timing measurements.

Control and Operation

The switching frequency of the controller is programmable from 100kHz to 200kHz in 4 steps set by the SFREQ[1:0] bits in the Switcher 1 register. In order to set the output voltage the controller uses an outer loop feedback topology along with a peak current mode inner loop control.

The controller's outer loop targets an output voltage from 9V to 30V based on the programmed value set by the VS[3:0] bits in the Switcher 1 register. An internal error amplifier creates a control voltage, which generates a duty-modulated signal to control the operation of the internal gate driver used to switch the external MOSFET.

Additionally, the MOSFET's source needs an external current sense resistor, which feeds back the inductor's current per cycle as a voltage and compares with the error amplifier's output to further adjust the duty-modulated signal, thus forming an inner loop.

The controller has an undervoltage comparator that determines if the target output voltage is at target voltage, considered power good, or undervoltage. If the output voltage is below target, the switcher operates in startup limit mode that is determined by user selectable peak current limit set by the LT_S[3:0] bits in the Switcher 2 register. This is essentially a slew rate control on how fast the boost powers up and can be used to control the current signatures seen by the supply battery. After the output voltage crosses the undervoltage threshold, the switcher runs in normal duty mode. There is an additional optional peak current limit setting for the normal duty mode that is set by the LT N[3:0] bits in the Switcher 2 register. Once in normal duty mode the device waits a programmable switcher stabilization time before a launch sequence begins. The stabilization time ensure that the controller has reaches a stable and repeatable output voltage each time it is powered. This time is set by the ST[3:0] bits in the Switcher 2 register. See Figure 6.

Compensation Component Values

In order to achieve standard operations the boost controller requires that proper loop compensation be applied to the error-amplifier output (COMP pin). The goal of the compensator design is to achieve the desired closed-loop bandwidth and sufficient phase margin at the crossover




Figure 6. Boost Circuits Components

frequency of the open-loop gain-transfer function of the converter. The error amplifier included in the devices is a transconductance amplifier. Figure 6 shows the compensation network used to apply the necessary loop compensation for the example inductor and output capacitor values provided, where:

 $RZ = 22k\Omega$

CP = 470pF

CZ = 10nF

RSENSE

The external sense resistor value determines the peak allowable inductor current. For a given limit trim setting, LT_N[3:0] and LT_S[3:0] in the Switcher 2 register. Adjust the RSENSE value to adjust the peak allowable current. Select RSENSE based on the following criteria:

Resistor Value: Select an RSENSE resistor value in which the largest desired current would result in a 200mV full-scale current sense voltage. Assuming an LT_x setting of 0h, select RSENSE in accordance to the following equation and see Table 2 for examples:

RSENSE = 200mV/(Max Current)

Power Dissipation: Select a sense resistor that is rated for the max expected current and power dissipation (wattage). The sense resistor's value might drift if it is allowed to heat up excessively.

Kelvin Sense

For best performance, a Kelvin Sense arrangement is recommended for sense resistor as shown in Figure 7. In a Kelvin Sense arrangement, the voltage-sensing nodes across the sense element are placed such that they measure the true voltage drop across the sense element and not any additional excess voltage drop that can occur in the copper PCB traces or the solder mounting of the sense element. Routing the differential sense lines along the same path to the device and keeping the path short also improves the system performance. The analog differential current-sense traces should be routed close together to maximize common-mode rejection.

Power Transistor

Use an n-channel MOSFET power transistor with the MAX35104. To ensure the external n-channel MOSFET (nFET) is turned on hard, use logic-level or low-threshold nFETs such that the MAX35104's internal gate driver's 2 x V_{DD} supply voltage is sufficient for proper switching operation. nFETs provide the highest efficiency because they do not draw any DC gate-drive current. When selecting

an nFET, three important parameters are the total gate charge (Qg), on-resistance ($R_{DS(ON)}$), and reverse transfer capacitance (CRSS).

Qg takes into account all capacitances associated with charging the gate. Use the typical Qg value for best results; the maximum value is usually grossly over specified since it is a guaranteed limit and not the measured value. The typical total gate charge should be 50nC or less. With larger numbers, the FETG pins may not be able to adequately drive the gate.

The two most significant losses contributing to the nFET's power dissipation are I²R losses and switching losses. Select a transistor with low $r_{DS(ON)}$ and low CRSS to minimize these losses.

Determine the maximum required gate-drive current from the Qg specification in the nFET data sheet. The MAX35104's maximum allowed switching frequency is 200kHz, so the maximum current required to charge the nFET's gate is $f(max) \times Qg(typ)$. Use the typical Qg number from the transistor data sheet. For example, the Si9410DY has a Qg(typ) of 17nC (at $V_{GS} = 5V$), therefore, the current required to charge the gate is:

$$IGATE (max) = (300kHz) (17nC) = 5.1mA$$

The bypass capacitor (C1) on the voltage double pin V2X must instantaneously furnish the gate charge without excessive droop (e.g., less than 200mV):

$$\Delta V2X = Qq/C1$$

Continuing with the example, ΔV + = 17nC/0.1 μ F = 170mV. Figure 6 uses an IRLM10060TRPBF logic-level nFET with a guaranteed threshold voltage (V_{TH}) of 2.5V.

Table 2. RSENSE Example Values

RLIM (Ω)	LIMIT TRIM SETTING (STARTUP AND NORMAL)	CSIN TRIP VOLTAGE (V)	MAX CURRENT (A)
	0	0.2	2
0.1	1	0.4	4
0.1	2	0.8	8
	4	1.6	16
	0	0.2	0.8
0.05	1	0.4	1.6
0.25	2	0.8	3.2
	4	1.6	6.4
	0	0.2	0.4
0.5	1	0.4	0.8
0.5	2	0.8	1.6
	4	1.6	3.2
	0	0.2	0.2
1	1	0.4	0.4
1	2	0.8	0.8
	4	1.6	1.6
	0	0.2	0.1
	1	0.4	0.2
2	2	0.8	0.4
	4	1.6	0.8

Note: The current must be large enough such that the switcher can reach its target output voltage (< 1s).




Figure 7. Kelvin Sense Connection Layout Example

Inductor (L)

Practical inductor values range from 5µH to 150µH. $56\mu H$ is a good choice for most applications. Larger inductance values tend to increase the startup time slightly, while smaller inductance values allow the coil current to ramp up to higher levels before the over current switch halts switching, increasing the ripple at light loads. Inductors with a ferrite core or equivalent are recommended; powder iron cores are not recommended for use with high switching frequencies. Make sure the inductor's saturation current rating (the current at which the core begins to saturate and the inductance starts to fall) exceeds the peak current rating set by R_{SENSE}. For highest efficiency, use a coil with low DC resistance, preferably under $20m\Omega$. To minimize radiated noise, use a toroid, a pot core, or a shielded coil.

Diode

The device high switching frequency demands a high-speed rectifier. Schottky diodes such as the B340A-13-F are recommended. Make sure the Schottky diode's average current rating exceeds the peak current limit set by RSENSE, and that its breakdown voltage exceeds VOUT.

Output Filter Capacitor

The primary criterion for selecting the output filter capacitor is low effective series resistance (ESR). The product of the peak inductor current and the output filter capacitor's ESR determines the amplitude of the ripple seen on the output voltage. Smaller-value and/or higher- ESR capacitors are acceptable for light loads or in applications that can tolerate higher output ripple. Since the output filter capacitor's ESR affects efficiency, use low-ESR capacitors for best performance.

Piezo Driver Regulator

The MAX35104 provides an internal high voltage low dropout linear regulator. The input to this regulator is the boost switcher's output and the output of the regulator supplies the high side bias used for the CMOS push pull

high voltage transducer drivers. The regulator is used to provide a more stable higher bandwidth source from which the transducers can be driven. This helps mitigate any loading mismatches between the two transducers and provides a more repeatable launch signature between upstream and downstream measurements, ultimately reducing overall system error.

The high-voltage linear regulator operates from 5.4V to 27V in programmable 1.7V steps set by the VS[3:0] bits in the Switcher 1 register. There is an option to not use the high voltage regulator in the case where it is not desired and the switcher voltage is deem sufficient to drive the transducers. Disable the regulator with the HREG_EN bit in the Switcher 1 register. When disabled the VPR and VP pins must be externally shorted together.

When the regulator is enabled, its output is cycled off and on automatically by the device at the same time as the boost switcher, see example timing Figure 3.

Output Capacitor Selection

For stable operation over the full temperature range, use a low-ESR 1 μ F (min) 0805 ceramic output capacitor on the VPR pin. Ceramic capacitors exhibit capacitance and ESR variations over temperature. Ensure that the minimum capacitance under worst-case conditions does not drop below 1 μ F to ensure output stability. With a 1 μ F X7R dielectric, is sufficient at all operation temperatures.

Transducer Driver

The device has two integrated high voltage full-bridge transducer drivers, one for the upstream and one for the downstream transducer as shown in Figure 8. The drivers direct connect to the transducers without any external components required. The drivers can also be configured to drive the transducer in a single-ended manner. Set the single-ended drive enable bit, SD_EN, in the AFE 1 register. In this configuration, the negative terminal of the drivers are held at ground and the positive terminal is modulated between the high-voltage node and ground.




Figure 8. Piezo Driver Connection

Analog Front-End

The device has a programmable analog front-end used to condition the return signal before the signal is used to determine when the stop-hit timing should occur. This analog front-end consists of two amplifications stages, followed by a band pass filter, which feeds into the final comparator. The return signal is sampled differentially from the transducer. The entire AFE operates differentially all the way to the final comparator. By operating differently, the receive chain is less susceptible to noise injections

applied to the common mode, providing an additional level of system accuracy and robustness.

The first stage is a fixed 20dB gain amplifier. An internal analog switch automatically connects the input of this amplifier to the appropriate receiving transducer. When enabled, the input is pulled to VBIAS ~0.7V through $2k\Omega$ input resistance. The valid input range for the first amplification stage, and, therefore, the targeted return amplitude from the receiving transducer is 1mV to 10mV.

The second amplification stage is a programmable gain amplifier (PGA). The PGA is has a programmable range from 10 dB to 30dB in 1.33dB steps set by the PGA[3:0] bits in the AFE 1 register. Figure 9 shows the possible gain settings and input voltage amplitude combinations. The ideal input amplitude for the differential stop comparator is 350mV and therefore this should be the target for the output of the AFE. Table 3 shows ideals settings highlighted in green for all return signal amplitudes.

The bandpass filter is a 2-pole bandpass filter with programmable Q and center frequency. The Q of the filter can be adjusted with four programmable options in the range for 4.2 to 12 (Hz/Hz) set by the LOWQ[1:0] bits in the AFE 1 register. The center frequency is programmable from 125kHz to 500kHz in 3kHz steps set by the F0[6:0] bits in the AFE 2 register. The MAX35104 provides an integrated and automated center-frequency calibration

routine that can be used to select and set the appropriate center frequency. To use this feature send the BYPASS_CALIBRATE command and wait until the complete bit is set. This routine performs the required calibration and automatically sets the F0 Adjust settings, bits F0[6:0] in the AFE 2 register to the correct value.

The bandpass filter can be bypassed as shown in Figure 9 by enabling the BP_BP bit in the AFE1 register. If the internal analog front-end is not required it can be completely bypassed by externally shorting the RNX/RXP pins to the CIN/CIP pins as shown in Figure 9 and setting the AFE_BYPASS bit in the AFE1 register. This allows for an external AFE to be constructed with external components. The CIN/CIP pins can also be used to output each stage of the AFE by setting the AFEOUT[1:0] bits in the AFE 2 register.




Figure 9. Analog Front-End

TRANSDUCER RECEIVE SIGNAL (V) 0.001 0.002 0.003 0.004 0.005 0.006 0.007 0.008 0.009 0.01 0.09 0.19 0.22 3.16 0.03 0.06 0.13 0.16 0.25 0.28 0.32 3.69 0.04 0.07 0.11 0.15 0.18 0.22 0.26 0.30 0.33 0.37 4.3 0.04 0.09 0.13 0.17 0.22 0.26 0.30 0.34 0.39 0.43 0.45 5.01 0.05 0.15 0.20 0.30 0.35 0.40 0.50 0.10 0.25 5.83 0.06 0.12 0.17 0.23 0.29 0.35 0.41 0.47 0.52 0.58 SIGNAL (V) GAIN SETTINGS (V/V) 6.8 0.07 0.14 0.20 0.27 0.34 0.41 0.48 0.54 0.61 0.68 0.24 0.79 7.93 0.08 0.16 0.32 0.40 0.48 0.56 0.63 0.71 9.24 0.09 0.18 0.28 0.37 0.46 0.55 0.65 0.74 0.83 0.92 OUTPUT 0.32 0.65 10.76 0.11 0.22 0.43 0.54 0.75 0.86 0.97 1.08 0.38 12.55 0.13 0.25 0.50 0.63 0.75 0.88 1.00 1.13 1.26 14.62 0.15 0.29 0.44 0.58 0.88 0.73 1.02 1.17 1.32 1.46 AFE 17.04 0.17 1.02 1.70 0.34 0.51 0.68 0.85 1.19 1.36 1.53 0.20 0.60 19.86 0.79 0.99 1.39 1.59 1.79 1.99 0.40 1.19 23.15 0.23 0.46 0.69 0.93 1.16 1.39 1.62 1.85 2.08 2.32 26.98 0.27 0.54 0.81 1.08 1.35 1.62 1.89 2.16 2.43 2.70 0.31 0.94 31.44 0.63 1.26 1.57 1.89 2.20 2.52 2.83 3.14

Table 3. Example Gain Settings

Temperature Measurement Operations

A temperature measurement is a time measurement of the RC circuit connected to the temperature port device pins T1, T2, and TC. The TC device pin has a driver to charge the timing capacitor.

Figure 6 depicts a $10k\Omega$ NTC thermistor with a 10nF NPO COG 30ppm/°C capacitor. It shows two dummy cycles with two temperature port-evaluation measurements and two real temperature port measurements.

The Dummy 1 and Dummy 2 cycles represent preamble measurements that are intended to eliminate the dielectric absorption of the temperature measurement capacitor. These Dummy cycles are executed using a thermistor Emulation resistor of 1000 Ohms internal to the device. This Dummy path allows the dielectric absorption effects of the capacitor to be eliminated without causing the thermistor to be unduly self-heated. The number of Dummy measurements to be taken ranges from 0 to 7. This parameter is configured by setting the PRECYC[2:0] bits in the Event Timing 2 register.

Following the dummy cycles, an evaluation, TXevaluate, is performed. This measurement allows the device to maximize power efficiency by evaluating the temperature of the thermistor with a coarse measurement prior to a real measurement. The coarse measurement provides

an approximation to the TDC converter. During the real measurement, the TDC can then optimize its measurement parameters to use power efficiently. These evaluate cycles are automatically inserted. The time from the start of one port's temperature measurement to the next port's temperature measurement is set using with the PORTCYC[1:0] bits in the Event Timing 2 register.

Once all the temperature measurements are completed, the times measured for each port are reported in the corresponding TxInt and TxFrac Results registers. The TE bit in the Interrupt Status register is also set and the $\overline{\text{INT}}$ pin is asserted (if enabled).

Actual temperature is determined by a ratio-metric calculation. If T2 is connected to a thermistor and T1 is connected to the reference resistor (as shown in the System Diagram), then the ratio of T2/T1 = R_{THERMISTOR}/R_{REF}. The ratio R_{THERMISTOR}/R_{REF}. can be determined by the host microprocessor and the temperature can be derived from a lookup table of Temperature vs. Resistance for the thermistor utilizing interpolation of table entries if required.

Temperature Error Handling

The temperature measurement unit can detect open and/ or short circuit temperature probes. If the resultant temperature reading in less than 8µs, then the device writes a value of 0000h to the corresponding Results registers to

Table 4. Randomizer Sampling

TDF FREQUENCY (Hz)	MINIMUM NEXT SAMPLE PERIOD (S)	MAXIMUM NEXT SAMPLE PERIOD (S)	LSB WEIGHT (S)
0.50	0.082	1.00	2.0E-3
1.00	0.084	2.00	3.9E-3
1.50	0.086	2.99	5.9E-3
2.00	0.088	3.99	7.8E-3
2.50	0.090	4.99	9.8E-3
3.00	0.092	5.99	11.7E-3
3.50	0.094	6.99	13.7E-3
4.00	0.096	7.98	15.6E-3
4.50	0.098	8.98	17.6E-3
5.00	0.100	9.98	19.5E-3
5.50	0.101	10.98	21.5E-3
6.00	0.103	11.98	23.4E-3
6.50	0.105	12.97	25.4E-3
7.00	0.107	13.97	27.3E-3
7.50	0.109	14.97	29.3E-3
8.00	0.111	15.97	31.3E-3

indicate a short circuit temperature probe. If the measurement process does not discharge the TC pin below the threshold of the internal temperature comparator within 2 μ s of the time set by the PORTCYC[1:0] bits in the Event Timing 2 register, then an open circuit temperature probe error is declared. The MAX35104 writes a value of FFFFh to the corresponding results registers to indicate an open circuit temperature probe, the TO bit in the Interrupt Status register is set, and the $\overline{\rm INT}$ pin is asserted (if enabled). If the temperature measurement error is caused by any other problems, then the device writes a value of FFFFh to each of the temperature port results registers indicating that all the temperature port measurements are invalid.

Event Timing Operation

The Event Timing mode of operation is an advanced feature that allows the user to configure the device to perform automatic measurement cycles. This allows the host microcontroller to enter low power mode and only awaken upon assertion of the $\overline{\text{INT}}$ pin (if enabled) when new measurement data is available. By using the TOF_DIFF and Temperature commands and configuring the appropriate TOFx registers and the Event Timing registers, the Event Timing Modes directs the device to provide complete data for a sequence of measurements captured on a cyclical basis. There are three versions of the EVTMG commands.

- EVTMG2: Performs automatic TOF_DIFF measurements. The parameters and operation of the TOF measurement are described in the Time-of-Flight Measurement section.
- EVTMG3: Performs automatic Temperature measurements. The parameters and operation of the Temperature measurements are described in the Temperature Measurement section.
- EVTMG1: Performs automatic TOF_DIFF and Temperature measurements.

Continuous Event Timing Operation

The device can be configured to continue running Event Timing sequences at the completion of any sequence. If the ET_CONT bit in the Calibration and Control register is set, the currently executing EVTMGx command continues to execute until a HALT command is received by the device. If the ET_CONT bit is clear, automatic execution of Event Timing stops after the completion of a full sequence of measurements.

Continuous Interrupt Timing Operation

When operating in Event Timing Mode, the $\overline{\text{INT}}$ pin can be asserted (if enabled) either after each TOF or Temperature measurement, or at the completion of the sequence of measurements. If the CONT_INT bit in the Calibration and Control register is set to a 1, then the $\overline{\text{INT}}$ pin is asserted (if enabled) at the completion of each TOF or Temperature command. This allows the host microcontroller to interrogate the current Event for accuracy of measurement. If the CONT_INT bit is set to a 0, then the $\overline{\text{INT}}$ pin is only asserted (if enabled) at the completion of a sequence of measurements. This allows the host microcontroller to remain in a low-power sleep mode and only wake-up upon the assertion of the $\overline{\text{INT}}$ pin.

TOF Sample Randomizer

The device has the ability to randomize the TOF samples when operating in event timing mode, given a sample frequency as selected by the TDF[3:0] bits, the subsequent samples in the sequence occur at a period $\pm(1/F)$ from the previous sample.

This is accomplished using a 9-bit linear feedback shift register (LFSR) to randomize the internals between successive samples. The feedback polynomial implemented for the LFSR is $x^9 + X^5 + 1$.

For example, if TDF[3:0] is set to 0, which is a sample frequency of 0.5s and an event timing mode is initiated, the first sample occurs 0.5s after that start. The subsequent samples occur at a time between 0.082s and 1s after the start of the previous sample, and so on. The times are start-to-start times.




Figure 10. Temperature Command Execution Cycle Example

Error Handling During Event Timing Operation

During execution of Event Timing modes, any error that occurs during a TOF_DIFF or Temperature measurement are handled as described in the corresponding error handling sections. Calibration can also be executed during Event Timing operation, if programmed to do so with the Calibration Configuration bits in the Calibration and Control register. If a Calibration error occurs, this is handled as described in the *Error Handling during Calibration* section. If any of these errors occur, the Event Timing operation does not terminate, but continues operation.

When making TOF measurements in Event Timing Mode, the device provides additional data in the TOF_Cycle_Count/TOF_Range register that can be used to check the validity of all the TOF measurements. The TOF_Cycle_Count is the number of valid error-free TOF measurements that were recorded during an Event Timing Sequence. If a TOF error occurs, the TOF_Cycle_Count register is not incremented. The TOF_Range is the range of all valid TOF measurements that were captured during a sequence.

When making temperature measurements in Event Timing Mode, the device provides additional data in the Temp_Cycle_Count register. This count increments after every valid error-free temperature measurement and can be used to check the validity of all the temperature

measurements. In addition, the Temperature Average Results registers, TxAVG, are not updated with the error measurement if a temperature error occurs during Event Timing Operation.

Event Timing Mode 2

The EVTMG2 command execution causes the TOF_DIFF command to be executed automatically with programmable repetition rates and programmable total counts as shown in <u>Figure 11</u>.

During execution of the EVTMG2 command, each TOF_DIFF command execution cycle causes the device to compute a TOF_DIFF measurement (AVGUP register minus AVGDN register) as well as the running average of TOF_DIFF measurements (TOFF_DIFF_AVG register). The setting of the TDF[3:0] bits in the Event Timing 1 register selects the rate at which TOF_DIFF commands are executed. The setting of the TDM[4:0] bits in the Event Timing 1 register determines the number of TOF_DIFF measurements to be taken during the sequence.

Once all the TOF_DIFF measurements in the sequence are captured, the TOF_DIFF_AVG register contains the average of the differences of the resultant AVGDN and AVGUP Results register content of each TOF_DIFF measurement. After the TOF_DIFF_AVG registers are updated, the TOF_EVTMG bit is set in the Interrupt Status register and the INT pin is asserted (if enabled).




Figure 11. EVTMG2 Command




Figure 12. EVTMG2 Pseudo Code

Event Timing Mode 3

The EVTMG3 command execution causes the Temperature command to be executed automatically with programmable repetition rates and programmable total counts as shown in Figure 13.

During execution of the EVTMG3 command, each Temperature command execution cycle computes the running average of the measurement of each temperature port. The results are provided in the Tx_AVGInt and TxAVGFrac Results registers.

The setting of the TMF[5:0] bits in the Event Timing 1 register selects the rate at which Temperature commands are executed. The setting of the TMM[4:0] bits in the Event Timing 2 register determines the number of temperature measurements to be taken during the sequence.

Once all the Temperature measurements in the sequence are captured, the Tx_AVGInt and TxAVGFrac Results registers contain the average of all the temperature measurements in the sequence. After these registers are updated, the Temp_EVTMG bit is set in the Interrupt Status register and the INT pin is asserted (if enabled).

Event Timing Mode 1

The EVTMG1 command execution causes the TOF_DIFF command and the Temperature Command to be executed automatically with programmable repetition rates and programmable total counts. In essence, both the EVTMG2 and EVTMG3 commands are simultaneously executed in a synchronous manner.

Setting up the TOF measurements for automatic execution in Event Timing Mode 1 is identical to setting these up for execution with Event Timing Mode 2. Likewise, setting up the Temperature Measurements is identical to setting these up for execution using Event Timing Mode 3.

If the TOF_DIF command repetition rate and the Temperature command repetition rate cause both measurements to be required at the same time, the TOFF_DIF command takes precedent. Upon completion of the TOFF_DIFF command, the pending Temperature command is executed, as shown in Figure 15.

Once all the TOF_DIFF measurements in the sequence are complete, the TOF_EVTMG bit in the Interrupt Status register is set and the INT pin asserts (if enabled). Likewise, when all the Temperature measurements in the sequence are completed, the Temp_EVTMG bit in the Interrupt Status register is set and the INT pin is asserted (if enabled). It should be noted that depending upon the selected rates and number of cycles, the TOF_DIFF and Temperature measurements can complete their sequences at different times. This causes the INT pin to be asserted (if enabled) before both sequences are complete.

Calibration Operation

For more accurate results, calibration of the TDC can be performed. Calibration allows the device to perform a calibration measurement that is based upon the 32.768kHz crystal, which is the most accurate clock in the system. This calibration is used when a ceramic oscillator is used in place of an AT-cut crystal for the 4MHz reference. The device automatically generates start and stop signals based upon edges of the 32.768kHz clock. The number of 32.768kHz clock periods that are used and then averaged are selected with the CAL PERIOD[3:0] bits in the Calibration and Control register. The TDC measures the number of 4MHz clock pulses that occur during the 32.768kHz pulses. The measured time of a 32.768kHz clock pulse is reported in the CalibrationInt and CalibrationFrac Results registers. These results can then be used as a gain factor for calculating actual Timeto-Digital converter measurement if the CAL USE bit in the Event Timing 2 register is set.

Following is a description of an example calibration. Each TDC measurement is a 15-bit fixed-point integer value concatenated with a 16-bit fractional value binary representation of the number of t 4MHz periods that contribute to the time result, the actual period of t_4MHz needs to be known. If the CAL PERIOD[3:0] bits in the Calibration and Control register are set to 6, then six measurements of 32.768kHz periods are measured by the TDC and then averaged. The expected measured value would be $30.5176\mu s/250ns = 122.0703125 t 4MHz periods. Let$ us assume that the 4MHz ceramic resonator is actually running at 4.02MHz. The TDC measurement unit would then measure $30.5176\mu s/248.7562ns = 122.6806641$ t 4MHz periods and this result would be returned in the Calibration Results register. For all TDC measurements, a gain value of 122.0703125/122.6806641 = 0.995024876 would then be applied.

Calibration is performed at the following events:

- When the Calibration command is sent to the MAX35104. At the completion of this calibration, the CAL bit in the Interrupt Status register and the INT pin is asserted (if enabled).
- During Event Timing Operation, automatic calibrations can be performed before executing TOF or Temperature measurements. This is selectable with the CAL_CFG[2:0] bits in the Event Timing 2 register. Upon completion of an automatic calibration during Event Timing, the result is updated in the Calibration Results register, but the CAL bit in the Interrupt Status register is not set and the INT pin is not asserted.




Figure 13. EVTMG3 Command





Figure 14. EVTMG3 Pseudo Code

Gas Flow Meter SoC



Alarm Operation

The device's RTC provides one programmable alarm. The alarm is activated when either the AM1 or AM2 bits in the Real-Time Clock register are set. Based upon these bits, an alarm can occur when either the minutes and/or hours programmed in the Alarm register match the current value in the Mins Hrs register. When an Alarm occurs, the AF bit in the Interrupt Status register is set and the INT device pin is asserted (if enabled).




Figure 15. EVTMG1 Pseudo Code

Maxim Integrated | 32




Figure 16. EVTMG1 Command

For proper alarm function, programming of the ALARM register HOURS bits must match the format (12- or 24-hour modes) used in the Mins_Hrs register.

Watchdog Operation

The device also contains a watchdog alarm. The Watchdog Alarm Counter register is a 16-bit BCD counter that is programmable in 10ms intervals from 0.01 to 99.99 seconds. A seed value can be written to this register representing the start value for the countdown. The watchdog counter begins decrementing when the WD_EN bit in the RTC register is set.

An immediate read of Watchdog Alarm Counter returns the value just written. A read after a "wait" duration causes a value "seed" minus "wait" to be returned. For example if the seed value was 28.01 seconds, an immediate read returns 28.01. A read after a 4 seconds returns 24.01 seconds. The value read out for any read operation is a snapshot obtained at the instant of a serial read operation.

A write operation to the Watchdog Alarm Counter causes a re-load with the newly written seed. When the Watchdog is enabled and a non-zero value is written into the Watchdog Alarm Counter, the Watchdog Alarm Counter decrements every 1/100 second, until it reaches zero. At this point, the WF bit in the Real Time Clock register is set and the $\overline{\text{WDO}}$ pin is asserted low for a minimum of 150ms. At the end of the pulse, the $\overline{\text{WDO}}$ pin becomes high impedance.

The WF flag remains set until cleared by writing WF to a logic 0 in the Real-Time Clock register. If the WF bit is cleared while the $\overline{\text{WDO}}$ device pin is being held low, the $\overline{\text{WDO}}$ device pin is immediately released to its high-impedance state. Writing a seed value of 0 does not cause the WF bit to be asserted.

Tamper Detect Operation

The device provides a single input that can be connected to a device case switch and used for tamper detection. Upon detection of a case switch event the CSWA in the Control Register and the CSWI bit in the Interrupt Status register is set and the $\overline{\text{INT}}$ device pin is asserted (if enabled).

Device Interrupt Operations

The device is designed to optimize the power efficiency of a flow metering application by allowing the host microprocessor to remain in a low power sleep mode, instead of requiring the microprocessor to keep track of complex real-time events being performed by the MAX35104. Upon completion of any command, the device alerts the host microprocessor using the $\overline{\rm INT}$ pin. The assertion of the $\overline{\rm INT}$ pin can be used to awaken the host microprocessor from its low-power mode. Upon receiving an interrupt on the $\overline{\rm INT}$ pin, the host microprocessor should read the Interrupt Status register to determine which tasks were completed.

Interrupt Status Register

The interrupt status register contains flags for all for all commands and events that occur within the MAX35104. These flags are set when the event occurs or at the completion of the executing command. When the Interrupt Status Register is read, all asserted bits are cleared. If another interrupt source has generated an interrupt during the read, these new flags are asserted following the read.

INT Pin

The device's $\overline{\text{INT}}$ pin is asserted when any of the bits in the Interrupt Status register are set. The $\overline{\text{INT}}$ pin remains asserted until the Interrupt Status register is read by the user and all bits in this register are clear. For the $\overline{\text{INT}}$ pin to operate, it must first be enabled by setting the INT_EN bit in the Calibration and Control register.

Serial Peripheral Interface Operation

Four pins are used for SPI-compatible communications: DOUT (serial-data out), DIN (serial-data in), $\overline{\text{CE}}$ (chip enable), and SCK (serial clock). DIN and DOUT are the serial data input and output pins for the devices, respectively. The $\overline{\text{CE}}$ input initiates and terminates a data transfer. SCK synchronizes data movement between the master (microcontroller) and the slave (MAX35104). The SCK, which is generated by the microcontroller, is active only when $\overline{\text{CE}}$ is low and during opcode and data transfer to any device on the SPI bus. The inactive clock polarity is logic-low. DIN is latched on the falling edge of SCK. There is one clock for each bit transferred. Opcode bits are transferred in groups of 16, MSB first. Data bits are transferred in groups of 16, MSB first.

The SPI is used to access the features and memory of the MAX35104 using an opcode/command structure.

Opcode Commands

The MAX35104 supports the opcode/commands shown in Table 5.

Table 5. Opcode Commands			
GROUP	COMMAND	OP	
	TOF Up		

GROUP	COMMAND	OPCODE FIELD (HEX)
	TOF_Up	00h
	TOF_Down	01h
	TOF_Diff	02h
	Temperature	03h
Execution	Reset	04h
Opcode	Bandpass_Calibrate	06h
Commands	EVTMG1	07h
	EVTMG2	08h
	EVTMG3	09h
	HALT	0Ah
	Calibrate	0Eh
Register	Read Register	94h–97h, B0h–FFh Each hex value represents the location of a single 16-bit register.
Opcode Commands	Write Register	14h–17h, 30h–43h Each hex value represents the location of a single 16-bit register.

Execution Opcode Commands

The device supports several single byte opcode commands, which cause the MAX35104 to execute various routines. All commands have the same SPI protocol sequence as shown in Figure 17. Once all 8 bits of the opcode are received by the MAX35104 and the CE device pin is deasserted, the device begins execution of the specified command as described in that Command's description.

TOF_UP Command (00h)

The TOF UP command generates a single TOF measurement in the upstream direction. Pulses are launched from the TX UPP and TX UPN pins and received by the TX DNP and TX DNN pins. The measured hit results are reported in the HITxUPInt and HITxUPFrac registers, with the calculated average of all the measured hits being reported in the AVGUPInt and AVGUPFrac register. The t₁/t₂ and t2/t_{IDEAL} wave ratios are reported in the WVRUP register. Once all these results are stored, then the TOF bit in the Interrupt Status register is set and the INT pin is asserted (if enabled).




Figure 17. Execution Opcode Command Protocol

Note: The TOF UP command yields absolute time of flight results that include circuit delays.

TOF_Down Command (01h)

The TOF DOWN command generates a single TOF measurement in the downstream direction. Pulses are launched from the TX_DNP and TX_DNN pins and received by TX UPP and TX UPN pins. The measured hit results are reported in the HITxDnInt and HITxDnFrac registers, with the calculated average of all the measured hits being reported in the AVGDNInt and AVGDNFrac register. The t₁/t₂ and t₂/t_{IDEAL} wave ratios are reported in the WVRDN register. Once all these results are stored, the TOF bit in the Interrupt Status register is set and the INT pin is asserted (if enabled).

Note: The TOF Down command yields absolute time of flight results that include circuit delays.

TOF_DIFF Command (02h)

The TOF DIFF command performs back-to-back TOF UP and TOF DN measurements as required for a metering application. The TOF_UP sequence is followed by the TOF DN sequence. The time between the start of the TOF UP measurement and the start of the TOF DN measurement is set by the TOF CYC[2:0] bits in the TOF2 register. Upon completion of the TOF DN measurement, the results of AVGUP minus AVGDN is computed and stored at the TOF_DIFFInt and TOF_DIFFFrac Results register locations. Once these results are stored, then the TOF bit in the Interrupt Status register is set and the INT pin is asserted (if enabled).

Temperature Command (03h)

The Temperature command initiates a temperature measurement sequence as described in the <u>Temperature Measurement Operations</u> section. The characteristics the temperature measurement sequence depends upon the settings in the Event Timing 1 Register, and Event Timing 2 register. Once all the measurements are completed, the times measured for each port are reported in the corresponding TxInt and TxFrac Results Registers. The TE bit in the Interrupt Status register is also set and the INT pin is asserted (if enabled).

Reset Command (04h)

The Reset command essentially performs the same function as a POR and causes all the Configuration registers to be set to their POR values and all the Results registers and the Interrupt Status register to be cleared and set to zero.

Initialize Command (05h)

The Initialize command recalls POR values for registers 14h–17h.

Bandpass Calibrate Command (06h)

The Bandpass Calibrate command is used to automatically program the bandpass filter's center frequent. This command should be run before any TOF commands are executed (if the bandpass is enabled). To execute this command, first select the desired launch frequency by setting the DPL[3:0] bits in the TOF1 register. Upon execution of this command, the device uses internally generated signals at the set launch frequency to stimulate the bandpass filter and selects the correct center frequency values for the F0 Adjust bits, F0[6:0] in the AFE 2 register.

EVTMG1 Command (07h)

After issuing the Bandpass Calibrate command, an additional 5mA ICC current is active until the $\overline{\text{CE}}$ pin is toggled. Note: The Bandpass Calibrate command is not available for 1MHz pulse lauch divider setting, DPL[3:0] = 1.

The EVTMG1 command initiates the event timing mode 1 advanced automatic measurement feature. This timing mode performs automatic TOF_DIFF and Temperature measurements as described in the Event Timing Operations section. The duration of the automatic measurements depends upon the settings in the Event Timing 1 Register, Event timing 2 register, CONT_INT and ET_CONT bits in the Calibration and Control register.

EVTMG2 Command (08h)

The EVTMG2 command initiates the event timing mode 2 advanced automatic measurement feature. This timing mode performs automatic TOF_DIFF measurements as described in the Event Timing Operations section. The duration of the automatic measurements depends upon the settings in the Event Timing 1 register, CONT_INT and ET_CONT bits in the Calibration and Control register.

EVTMG3 Command (09h)

The EVTMG3 command initiates the event timing mode 3 advanced automatic measurement feature. This timing mode performs automatic Temperature measurements as described in the Event Timing Operations section. The duration of the automatic measurements depends upon the settings in the Event Timing 1 register, Event timing 2 register, CONT_INT and ET_CONT bits in the Calibration and Control register.

HALT Command (0Ah)

The HALT command is sent to the device to stop any of the three EVTMG1/2/3 commands. All register data content is frozen and the SPI is then made available for access by the host microcontroller for commands, memory access, and register access. The HALT command takes time to execute. Because the EVTMGx commands are composed of multiple TOF_DIFF and Temperature commands, the HALT command causes the device to evaluate its own state and complete the currently executing TOF_DIFF or Temperature command. Once the HALT command has completed, all registers are updated and the device sets the Halt bit in the Interrupt Status register and then asserts the INT device pin (if enabled). The host microprocessor reads the Interrupt Status register to determine the interrupt source.

Calibrate Command (0Eh)

The Calibrate command performs the calibration routine as described in the <u>Calibration Operation</u> section. When the Calibrate command has completed the measurement, the Calibration Results register contains the measured 32kHz period measurement value, the device sets the <u>Calibration the Interrupt Status register</u> and then asserts the <u>INT</u> device pin (if enabled). The host microprocessor reads the Interrupt Status register to determine the interrupt source and then reads the Calibration Results register to calculate the 4MHz ceramic oscillator gain factor.

Register Opcode Commands

To manipulate the register memory, there are two commands supported by the device: Read register and Write

register. Each register accessed with these commands is 16 bits in length. These commands are used to access all sections of the memory map including the RTC and Watchdog registers, Configuration registers, Conversion Results registers, and Status registers. The Conversion Results registers and the Interrupt Status register of the Status registers are all read only.

Read Register Command

The opcode must be clocked into the DIN device pin before the DOUT device pin produces the register data. Figure 18 shows the SPI protocol sequence.

The Read Register command can also be used to read consecutive addresses. In this case, the data bits are continuously delivered in sequence starting with the MSB of the data register that is addressed in the opcode, and continues with each SCK rising edge until the $\overline{\text{CE}}$ device

pin is deasserted as shown in <u>Figure 19</u>. The address counter is automatically incremented.

Write Register Command

This command applies to all writable registers. See the *Register Memory Map* for more detail. Figure 20 shows the SPI protocol sequence.

The Write Register command can also be used to write consecutive addresses. In this case, the data bits are continuously received on the DIN device pin and bound for the initial starting address register that is addressed in the opcode. The address counter is automatically incremented after each 16 bits of data and wraps around to the beginning of the Configuration/Results register memory map if the SCK device pin is continually clocked and the $\overline{\text{CE}}$ device pin remains asserted as shown in Figure 21.




Figure 18. Read Register Opcode Command Protocol




Figure 19. Continuous Read Register Opcode Command Protocol




Figure 20. Write Register Opcode Command Protocol




Figure 21. Continuous Write Register Opcode Command Protocol

Register Memory Map

Table 6 shows the registers that are accessed by the Read register command and the Write register command. "X" represents a reserved bit. Following a reset, all con-

figuration variables are set to their POR default value. The RTC, Results, Interrupt Status, and Control registers are all 0000h following a reset.

Table 6. Register Memory Map

READ OPCODE	WRITE		NAME			BITS[15:8]	83						<u> </u>	BITS[7:0]				
RTC AND WATCHDOG REGISTERS	WATCHDC	JG REGIS	STERS															
B0h	30h	Sec	Seconds	Tenths of Seconds	econds	Í	Hundredth Seconds	seconds			10 Seconds	spu				Seconds		
B1h	31h	Min	Mins_Hrs	10-Minutes	ıtes		Minutes	Se		0 1:	12hr	20hr /AM/PM	РМ	10hr		Hours	s	
B2h	32h	Day	Day_Date			Day					10-Date	, a				Date		
B3h	33h	M >	Month_ Year	10-Month	-th		Month	_			10-Year	ar ar				Year		
B4h	34h	Wat Al	Watchdog Alarm Counter	Tenths of Seconds	of ds		Hundredths of Seconds	hs of ds			10 Seconds	spu				Seconds		
B5h	35h	Ā	Alarm	10-Minutes	Ites		Minutes	Si		0	12hr	20hr /AM /PM		10hr		Alarm Hours	ours	
CONFIGURATION REGISTERS	RATION R	EGISTER	Si															
94h	14h	Switcher 1	SFREQ 1	SFREQ 0	HREG_ D	0	×	×	×	×	DFREQ1	DREEQO	-	-	VS3	VS2	VS1	NS0
95h	15h	Switcher 2	LT_N3	LT_N2	LT_N1	LT_N0	LT_S3	LT_S2	LT_S1	LT_S0	ST3	ST2	ST1	ST0	LT_50D	0	0	РЕСНО
96h	16h	AFE1	AFE_ BP	0	0	0	0	SD_EN	AFEOU1	AFEOUT0	0			WRITE BA	WRITE BACK VALUES READ	ES READ		
97h	17h	AFE2	4M_ BP	F06	F05	F04	F03	F02	F01	F00	PGA3	PGA2	PGA1	PGA0	LOWQ1	LOWQ0	0	BP_BP
B6h	36h									Reserved	rved							
B7h	37h									Reserved	rved							
B8h	38h	TOF1	PL7	PL6	PL5	PL4	PL3	PL2	PL1	DL0	DPL3	DPL2	DPL1	DPL0	STOP_ POL	×	×	×
B9h	39h	TOF2	STOP2	STOP1	STOP0	T2WV5	T2WV4	T2WV3	T2WV2	T2WV1	T2WV0	TOF_ CYC2	TOF_ CYC1	TOF_ CYC0	EN_ UP_DN	TIMOUT 2	TIMOUT 1	TIMOUT 0
BAh	3Ah	TOF3	×	×	Hit1WV 5	Hit1WV 4	Hit1WV 3	Hit1WV 2	Hit1WV 1	Hit1WV 0	×	×	Hit2WV 5	Hit2WV 4	Hit2WV 3	Hit2WV 2	Hit2WV 1	Hit2WV 0
BBh	3Bh	TOF4	×	×	Hit3WV 5	Hit3WV 4	Hit3WV 3	Hit3WV 2	Hit3WV 1	Hit3WV 0	×	×	Hit4WV 5	Hit4WV 4	Hit4WV 3	Hit4WV 2	Hit4WV	Hit4WV 0
BCh	3Ch	TOF5	×	×	Hit5WV 5	Hit5WV 4	Hit5WV 3	Hit5WV 2	Hit5WV 1	Hit5WV 0	×	×	Hit6WV 5	Hit6WV 4	Hit6WV 3	Hit6WV 2	Hit6WV 1	Hit6WV 0
BDh	3Dh	TOF6	C_OFF SETRU P 7	C_OFF SETRU P6	C_OFF SETRU P5	C_OFF SETRU P4	C_OFF SETRU P3	C_OFF SETRU P2	C_OFF SETRU P1	C_OFF SETRU P0	C_OFF SETUP7	C_OFF SETUP6	C_OFF SETUP5	C_OFF SETUP4	C_OFF SETUP3	C_OFF SETUP2	C_OFF SETUP1	C_OFF SETUP0

Table 6. Register Memory Map (continued)

WR	WRITE	NAME	ų.			BITS[15:8]	[8]						a	BITS<7:0>				
3Eh TOF7	i <u>L</u>		C_OF FSET RDN7	C_OFF SETRD N6	C_OFF SETRD N5	C_OFF SETRD N4	C_OFF SETRD N3	C_OFF SETRD N2	C_OFF SETRD N1	C_OFF SETRD N0	C_OFF SETDN 7	C_OFF SETDN 6	C_OFF SETDN 5	C_OFF SETDN 4	C_OFF SETDN 3	C_OFF SETDN 2	C_OFF SETDN	C_OFF SETDN0
3Fh Timing 1	<u>a</u> <u>c</u>	nt g 1	TDF3	TDF2	TDF1	TDF0	TDM4	TDM3	TDM2	TDM1	ОМОТ	TMF5	TMF4	TMF3	TMF2	TMF1	TMF0	×
40h Timing 2	თ ⊏	nt ig 2	TMM 4	TMM3	TMM2	TMM1	TMM0	Cal_ Use	Cal_ AUTO	Cal_ CFG1	Cal_ CFG0	×	×	PRECY C2	PRECY C1	PRECY C0	PORTC YC1	PORTC YC0
TOF Measure ment Delay			DLY15	DLY14	LY13	DLY12	DLY11	DLY10	DLY9	DLY8	DLY7	DLY6	DLY5	DLY4	DLY3	DLY2	DLY1	DLY0
Calibrati 42h on and Control	1 <u>1</u> 2 (0 –	rrati Ind trol	×	×	×	×	CMP_ EN	CMP_ SEL	INT_ EN	ET_ CONT	CONT_ INT	CLK_ S2	CLK_ S1	CLK_ S0	Cal_ Period3	Cal_ Period2	Cal_ Period1	Cal_ Period0
Real Time Clock		ਰ ਭ ਤੋਂ ਨੇ	×	×	×	×	×	×	×	×	×	32K_BP	32K_EN	EOSC	AM2	AM1	WF	WD_EN
CONVERSION RESULTS REGISTERS	4-	REGIS	STERS															
Read Only	1									WVF	WVRUP							
Read										Hit1C	Hit1UpInt							
Read										Hit1U _p	Hit1UpFrac							
Read Only										Hit2L	Hit2UpInt							
Read Only										Hit2U	Hit2UpFrac							
Read Only										Hit3L	Hit3UpInt							
Read										Hit3U	Hit3UpFrac							
Read										Hit4C	Hit4UpInt							

Table 6. Register Memory Map (continued)

	BITS[7:0]	Hit4UpFrac	Hit5UpInt	HitSUpFrac	Hit6UpInt	Hit6UpFrac	AVGUPInt	AVGUPFrac	WVRDN	Hit1DnInt	Hit1DnFrac	Hit2DnInt	Hit2DnFrac	Hit3DnInt	Hit3DnFrac	Hit4DnInt	Hit4DnFrac	Hit5DnInt
	BITS[15:8]																	
	NAME																	
	WRITE	Read Only	Read	Read Only	Read Only	Read	Read	Read Only	Read Only	Read Only	Read Only	Read Only						
_	READ OPCODE C	cch Re	CDh Re	CEh Re	CFh Re	DOh CO	D1h Re	D2h Re	D3h Re	D4h Re	D5h Re	D6h O	D7h Re	D8h Re	D9h Re	DAh Re	DBh Re	DCh Re

Table 6. Register Memory Map (continued)

BITS[15:8]	Hit5DnFrac	Hit6DnInt	Hit6DnFrac	AVGDNInt	AVGDNFrac	TOF_DIFFInt	TOF_DIFFFrac	TOF_Cycle_Count	TOF_DIFF_AVGInt	TOF_DIFF_AVGFrac	T1Int	T1Frac	T2Int	T2Frac	Temp_Cycle_Count	T1_AVGInt	T1_AVGFrac
E NAME																	
READ WRITE OPCODE	h Read Only	h Read Only	h Read Only	h Read Only	h Only	h Only	h Read Only	h Read Only	h Read Only	h Only	h Read Only	h Read Only	h Read Only	h Read Only	h Read Only	h Only	h Read Only
OPC	DDh	DEh	DFh	E0h	E1h	E2h	E3h	E4h	E5h	E6h	E7h	E8h	E9h	EAh	EFh	F0h	F1h

Table 6. Register Memory Map (continued)

READ OPCODE	WRITE		NAME			BITS[15:8]	E-						Δ.	BITS[7:0]				
F2h	Read Only									T2_AVGInt	/GInt							
F3h	Read Only									T2_AVGFrac	GFrac							
F8h	Read									CalibrationInt	tionInt							
F9h	Read									CalibrationFrac	onFrac							
FAh	Read									Reserved	rved							
FBh	Read									Reserved	rved							
FCh	Read									Reserved	rved							
FDh	Read									Reserved	rved							
								STAT	STATUS REGISTERS	TERS								
FEh	Read In	Interrupt Status	ТО	AF	×	TOF	TE	ГДО	TOF_ EVTMG	Temp_ EVTMG	×	Cal	Halt	CSWI	LINI	POR	×	×
FFh	7Fh C	Control	×	×	×	×	×	×	AFA	CSWA	×	×	×	×	×	×	×	×

RTC and Watchdog Register Descriptions

Table 7. RTC Seconds Register

			RTC	SECONDS R	FGISTER			
			1110	OLOGINDO II	LOIOTER			
WR	ITE OPCOD 30h	E	READ OPCODE B0h		Р	OR DEFAULT 0000h	VALUE	
Bit	15	14	13	12	11	10	9	8
Name		Tenth	s of Seconds			Hundredths	of Seconds	
Bit	7	6	5	4	3	2	1	0
Name	0		10 Seconds			Sec	onds	
BIT	N.	AME			DESC	RIPTION		
15:12	Tenths of	of Seconds	Range 0 to 9					
11:8	Hundredth	s of Seconds	Range 0 to 9					
7		0	This bit always	returns 0				
6:4	10.9	Second	Range 0 to 5					
3:0	Se	conds	Range 0 to 9					

Table 8. RTC Mins_Hrs Register

				RTC	MINS_HRS F	REGISTER	-		
WR	ITE OPCOD 31h	E	F	READ OPCODE B1h		ı	POR DEFAULT 0000h	VALUE	
Bit	15	14		13	12	11	10	9	8
Name	0			10 Minutes			Min	utes	
Bit	7	6		5	4	3	2	1	0
Name	0	12/2	24	20HR/AM/PM	10HR		Но	urs	
BIT	NAM	E				DESCRIP	TION		
15	0		This	bit always returns	s 0				
14:12	10 Minu	ıtes	Rang	je 0 to 5					
11:8	Minute	es	Rang	je 0 to 9					
7	0		This	bit always return	s 0				
6	12/24	4	0 = 2	2-Hour Mode 4-Hour Mode bit is write only					
5	20HR/AM	И/PM	1 = 0 =		Hour Digit				
4	10HF	₹							
3:0	Hour	s	Rang	je 0 to 9					

Table 9. RTC Day_Date Register

			RTO	C DAY_DATE F	REGISTER			
WR	ITE OPCOD 32h	E R	EAD OPCODE B2h	.	P	OR DEFAULT 0000h	VALUE	
Bit	15	14	13	12	11	10	9	8
Name	0	0	0	0	0		Day	
Bit	7	6	5	4	3	2	1	0
Name	0	0	10	Date		D	ate	
								_
BIT	NAME				DESCRIPTION			
15:11	0	These bits alw	ays return 0					
10:8	Day	Range 0 to 7	<u> </u>					
7:6	0	These bits alw	ays return 0					
5:4	10 Date	Range 0 to 3						
3:0	Date	Range 0 to 9						

Table 10. RTC Month_Year Register

			RTC M	IONTH_YEAR I	REGISTER			
WR	RITE OPCOD 33h	E	READ OPCODE B3h		P	OR DEFAULT 0000h	VALUE	
Bit	15	14	13	12	11	10	9	8
Name	0	0	0	10 Month		Mo	onth	
Bit	7	6	5	4	3	2	1	0
Name			10 Year			Ye	ear	
BIT	NAME			D	ESCRIPTION	J		
15:13	0	These bits	always return 0.					
12	10 Month	Range 0 to	1					
11:8	Month	Range 0 to	9					
7:4	10 Year	Range 0 to	9					
3:0	Year	Range 0 to	9					

Table 11. Watchdog Alarm Counter Register

			WATCHDOG	ALARM COL	INTER REGIS	TER		
WR	RITE OPCODI 34h	E	READ OPCODE B4h		F	OR DEFAULT 0000h	VALUE	
Bit	15	14	13	12	11	10	9	8
Name		Tenth	s of Seconds			Hundredths	of Seconds	
Bit	7	6	5	4	3	2	1	0
Name		10) Seconds			Sec	onds	
BIT	N/	AME			DESCI	RIPTION		
15:12	Tenths o	of Seconds	Range 0 to 9					
11:8	Hundredth	s of Seconds	Range 0 to 9					
7:4	10 S	Second	Range 0 to 9					
3:0	Sed	conds	Range 0 to 9					

Table 12. Alarm Register

			A	LARM REGIS	TER			
WR	ITE OPCOD 35h	E	READ OPCODE B5h		P	OR DEFAULT \ 0000h	/ALUE	
Bit	15	14	13	12	11	10	9	8
Name	Х		10 Minutes			Minu	ıtes	
Bit	7	6	5	4	3	2	1	0
Name	Х	12/24	20HR/AM/PM	10HR		Ho	urs	
BIT	N.	AME			DESCR	RIPTION		
15		X	Reserved					
14:12	10 N	/linutes	Range 0 to 5					
11:8	Mi	nutes	Range 0 to 9					
7		Χ	Reserved					
6	1	2/24	1 = 12-Hour Mod 0 = 24-Hour Mod This bit is write of	de				
5	20HR	R/AM/PM	In 12-Hour Mode 1 = PM 0 = AM In 24-Hour Mode		t			
4	1	0HR						
3:0	Н	ours	Range 0 to 9					

Configuration Register Descriptions

Table 13. Switcher 1 Register

			SWITC	HER 1 REG	STER			
	OPCODE 14h		OPCODE 4h			POR VALUE 0030h		
Bit	15	14	13	12	11	10	9	8
Name	SFREQ1	SFREQ0	HREG_D	0	X	X	X	Х
Bit	7	6	5	4	3	2	1	0
Name	DFREQ1	DFREQ0	1	1	VS3	VS2	VS1	VS0
BIT	NAME				DESCRIPTION			
		Switcher Con boost circuit.	ntrol Frequency	: These 2 bits	are used to co	ntrol the switchi	ng frequency o	f the switche
	05050	SF	REQ1		SFREQ0	SWITC	HING FREQUE	NCY (kHz)
15:14	SFREQ [1:0]		0		0		100	
	[]		0		1		125	
			1		0		166	
			1		1		200	
13	HREG_D	is not desired and VP pins r	Regulator Disa and the switcher nust be externally the high voltage	voltage is de	em sufficient to ether.	drive the piezo	s. In such a ca	
12	0		must always be Vriting this bit to a				peration.	
11:8	Х	Reserved						
		Doubler Con circuit.	trol Frequency:	These 2 bits	are used to con	trol the switchin	g frequency of	the doubler
		D	REQ1		DREQ0	SWITC	HING FREQUI	ENCY (kHz)
7:6	DREQ[1:0]		0		0		100	
			0		1		125	
			1		0		166	
			1		1		200	

Table 13. Switcher 1 Register (continued)

5:4	11		e bits must always be iting these bits to a no							
BIT	NAME	Voltage Select: This is a hex value that controls the switcher and high voltage regulator output target voltage:								
				DESCR	RIPTION					
		VS0[3:0]	REGULATOR	SWITCHER	MAX FET DU	TY CYCLE (%)				
			TARGET (V)	TARGET (V)	LT_50D = 0b	LT_50D = 1b				
		0000b	5.4	9	50	50				
		0001b	5.4	9	50	50				
		0010b	5.4	9	50	50				
		0011b	5.4	9	50	50				
		0100b	5.4	9	50	60				
3:0	VS[3:0]	0101b	7.2	10.8	50	63				
		0110b	9	12.6	50	65				
		0111b	11.4	15	50	68				
		1000b	13.2	16.8	50	70				
		1001b	15.6	19.2	50	73				
		1010b	17.4	21	50	73				
		1011b	19.2	22.8	50	78				
		1100b	21.6	25.2	50	80				
		1101b	23.4	27	50	83				
		1110b	25.2	28.8	50	85				
		1111b	27	30.6	50	90				

Table 14. Switcher 2 Register

			SWIT	CHER 2 REGI	STER					
WRIT	E OPCODE 15h	READ OPCODE 95h			POR VALUE 44E0h					
Bit	15	14	13	12	11	10	9	8		
Name	LT_N3	LT_N2	LT_N1	LT_N0	LT_S3	LT_S2	LT_S1	LT_S0		
Bit	7	6	5	4	3	2	1	0		
Name	ST3	ST2	ST1	ST0	LD_50D	0	0	PECHO		
BIT	NAME		DESCRIPTION							
15:12	LT_N[3:0]	which is the p	0000b = Loop conditions determine max 0001b = 0.2V/RSENSE = MAX CURRENT							
		a maxed out	duty cycle arisi	ng from the lar	t-start must be ge error betwee nust be set in th	n target and th	e output voltag	ge. Four bits		
11:8	LT_S[3:0]	LT_S[3:0]		0000b = No limit 0001b = 0.2V/RSENSE = MAX CURRENT 0010b = 0.4V/RSENSE = MAX CURRENT 0100b = 0.8V/RSENSE = MAX CURRENT 1000b = 1.6V/RSENSE = MAX CURRENT						

Table 14. Switcher 2 Register (continued)

BIT	NAME		DESCRIPTION					
		of the output voltage of the switch determines the target output volta expires the launch pulses are ther	Switcher Stabilization Time: This is a hex number that selects the time allotted for the stabilization of the output voltage of the switcher. This count begins once the under voltage comparator determines the target output voltage is within the defined specifications. After the stabilization time expires the launch pulses are then transmitted. The time is based upon the 32.768 KHz crystal.					
		ST[3:0]	STABILIZATION TIME					
		0000ь	64µs					
		0001b	128µs					
		0010b	192µs					
		0011b	256µs					
		0100b	320µs					
7:4	ST[3:0]	0101b	384µs					
		0110b	473µs					
		0111b	512µs					
		1000b	768µs					
		1001b	1.02ms					
		1010b	1.25ms					
		1011b	1.50ms					
		1100b	2.05ms					
		1101b	4.10ms					
		1110b	8.19ms					
		1111b	16.4ms					
3	LT_50D	When set to 0 the switcher FET's	t disables the 50% MAX duty cycle applied to the switcher FET. applied MAX duty cycle will never exceed a 50% s applied MAX duty cycle will dependent upon the settings in the it field in the Switcher 1 Register.					
2:1	0		written to 00b when accessing this register. non-zero value will cause undesired device operation					
0	PECHO	Pulse Echo enable: This bit enablaunch transducer is also the rece When set to 1 the device operates When set to 0 the device operates	s in pulse echo mode.					

Table 15. AFE 1 Register

			AF	E 1 REGISTE	R						
WR	TE OPCODE 16h	READ OPCODE 96h		POR VALUE 04Xxh							
Bit	15	14	13	12	12 11 10 9						
Name	AFE BP	0	0	0	0	SD_EN	AFEOUT1	8 AFEOUT0			
Ivaille	AI L_DI	0	0	0	0	OD_LIV	ALLOUTI	ALCOTO			
Bit	7	6	5	4	3	2	1	0			
Name	0		WRITE BACK READ VALUES								
BIT	NAME		DESCRIPTION								
15	AFE_BP	including both When set to	Analog Front-End Bypass: This bit is used to remove the entire analog front-end signal chain, ncluding both gain stages and the bandpass filter, from the return signal-chain path. When set to 1, externally connecting the RXN/RXP pins to the CIN/CIP pins is required. When set to 0 the return signals are routed to the first gain stage of the analog front-end.								
14:11	0		Zero : These bits must always be written to 0000b when accessing this register. WARNING: Writing these bits to a non-zero value will cause undesired device operation								
10	SD_EN						vave to be drive en differentially.				
			t End Output the following s		able the AFE	signals to be ou	utput on the CIP	/CIN pins			
		AFEO	UT1	AFEO	UT0		DESCRIPTION				
9:8	AFEOUT[1:0]	0		0		CIP/CIN outp	ut disabled				
		0		1		Route bandpa	ass filter out				
		1		0		Route progra	mmable gain ar	nplifier out			
		1		1		Route fixed g	ain amplifier ou	t			
7	0	Zero : This bit must always be written to 0b when accessing this register. WARNING: Writing this b it to a non-zero value will cause undesired device operation									
6:0	WB	POR, before these 7 bits n 7-bit bit-field	WARNING: Writing this b it to a non-zero value will cause undesired device operation Write Back: This bit field must be written back to the initial value that is read from the device after POR, before it is modified. When writing this register a POR read must occur first and the value of these 7 bits must be stored in the host microcontroller. Any future writes to this register must write the 7-bit bit-field to the value that was initially read. WARNING: Writing these bits to a value that does not match the initial POR read value will cause.								

Table 16. AFE 2 Register

			Al	FE 2 REGIST	ER				
	OPCODE 17h		OPCODE 7h			POR VALUE 0000h			
Bit	15	14	13	12	11	10	9	8	
Name	4M_BP	F06	F05	F04	F03	F02	F01	F00	
Bit	7	6	5	4	3	2	1	0	
Name	PGA3	PGA2	PGA1	PGA0	LOWQ1	LOWQ0	0	BP_BP	
BIT	NAME		DESCRIPTION						
15	4M_BP		pin. The intern			DS-level 4.0 MH d and the externa	-		
14:8	F0[6:0]	F0 Adjust: This is a hex value that adjusts the center frequency of the bandpass filter. Use the Bandpass Calibrate Command (06h) and the device will automatically select the best center frequency based upon the selected launch frequency. These bits will be set automatically by the device. Gain Select: This is a hex value that selects the gain for the programmable gain amplifier:							
		Gain Select:	This is a hex v	alue that selec	ts the gain for t			ier:	
		PGA[3:0]			dB	AMPLIFIER	GAIN V/	V	
					10		3.16		
		0000b			11.33		3.69		
			0010b		12.66		4.30		
			0011b		13.99		5.01		
			0100b		15.32		5.83		
			0101b		16.65		6.8	30	
7:4	PGA[3:0]		0110b		17.98		7.93		
			0111b		19.31		9.2	24	
			1000b		20.64		10.	76	
			1001b		21.97		12.55		
			1010b		23.30		14.62		
			1011b		24.63		17.04		
			1100b		25.96		19.86		
			1101b		27.29		23.15		
			1110b		28.62		26.		
			1111b		29.95		31.	44	

Table 16. AFE 2 Register (continued)

BIT	NAME		DESCRIPTION					
		BPF Q Select: These 2 bits are used to lower the Q factor of the filter						
		LOWQ1	LOWQ2	FILTER Q (Hz/Hz)				
3:2	2.2	0	0	12				
3.2	LOWQ[1:0]	0	1	7.4				
		1	0	5.3				
		1	1	4.2				
1	0		Zero : This bit must always be written to 0b when accessing this register. WARNING: Writing this bit to a non-zero value will cause undesired device operation					
0	BP_BP	Bandpass Filter Bypass: This bit is used to remove the tunable bandpass filter from the return signal-chain path. When the bandpass filter is bypassed, the return signals present at the input of the tunable bandpass filter are routed directly to programmable offset comparator. When set to 0 the BPF is used to condition the return signal. When set to 1 the BPF is bypassed.						

Table 17. TOF1 Register

			Т	OF1 REGISTE	R					
	OPCODE 38h	REAL	OPCODE B8h		POR DEFAULT VALUE 0000h					
Bit	15	14	13	12	11	10	9	8		
Name	PL7	PL6	PL5	PL4	PL3	PL2	PL1	PL0		
Bit	7	6	5	4	3	2	1	0		
Name	DPL3	DPL2	DPL1	DPL0	STOP_POL	Х	Х	Х		

Table 17. TOF1 Register (continued)

BIT	NAME	DESCI	RIPTION
15:8	PL[7:0]	from the pulse launcher during transmission. T	defines the number of pulses that are launched he range of this hex value is 00h–FFh. When abled. Up to 127 pulses can be launched. When
		Pulse Launch Divider: This is a hex value that signal used to drive the Pulse Launch signal. The asthe source for the internal clock reference. The produce a 2MHz clock. The range of this had division from ÷2 to ÷16 of the 2 MHz clock. A value programmed. Pulse Launch Frequency = 2MHz / (1+DPL[3:0])	The 4 MHz external reference oscillator is used The internal reference clock is first divided by nex value is 1h to Fh, resulting in a range of alue of 0h is not supported and should not be
7:4	7:4 DPL[3:0]	DPL[3:0]	PULSE LAUNCH FREQUENCY
		0000b	RESERVED
		0001b	1MHz
		0002b	666kHz
		1110b	133.33kHz
		1111b	125kHz
3	STOP_POL	Stop Polarity: This bit defines the edge sensit comparator. The comparator generates a stop the rising slope of the received signal if this bit condition for the internal TDC time count on the set to 1.	condition for the internal TDC time count on
2:0	Х	Reserved	

Table 18. TOF2 Register

			TC	F2 REGISTER							
WR	RITE OPCODE 39h	REAI	O OPCODE B9h	POR DEFAULT VALUE 0000h							
Bit	15	14	13	12	11	10	9	8			
Name	STOP2	STOP1	STOP0	T2WV5	T2WV4	T2WV3	T2WV2	T2WV1			
Bit	7	6	5	4	3	2	1	0			
Name	T2WV0	TOF_CYC2	TOF_CYC1	TOF_CYC0	Х	TIMOUT2	TIMOUT1	TIMOUT0			
BIT	NAME			DES	SCRIPTIO	N					
	10/10/	Stop Hits: These bits set the number of stop hits to be expected and measured.									
		STO		STOP1		STOP0		SCRIPTION			
		0		0		0		1 Hit			
		0		0		1		2 Hits			
15:13	STOP[2:0]	0		1		0		3 Hits			
10.10		0		1		1		4 Hits			
		1		0		0		5 Hits			
		1		0		1		6 Hits			
		1		1		0		6 Hits			
		1		1		1		6 Hits			
		measurement a		wave measurab		oer for which t ₂ is e Early Edge Dete					
40.7	T0\\\\\\\\\\\\\\\\\\\\\\\\\\\\\\\\\\\\		T2WV[5:0] (de	cimal)		D	ESCRIPTION				
12:7	T2WV[5:0]		0 through	2			Wave 2				
			3				Wave 3				
			4				Wave 4				
			5 through 6	33		Wa	ve 5 through 6	63			

Table 18. TOF2 Register (continued)

BIT	NAME		DESCRI	PTION					
		TOF Duty Cycle: These bits determine the time delay between successive executions of TOF measurements. It is the Start-to-Start time of automatic execution of the TOF_UP and the TOF_DN and is applicable only for the TOF_DIFF command. It is based upon the 32.768kHz crystal. If the actual TOF of the acoustic path exceeds the programmed Start-to-Start time in this setting, then the TOF Duty Cycle performs as if the bit setting is 000b.							
				DESCRIP	PTION				
	TOF_CYC	TOF_CYC[2:0]	32kHz CLOCK CYCLES(decimal)	TYPICAL TIME	4MHz ON BETWEEN TOF_UP AND TOF_DOWN				
6:4	[2:0]	000b	0	0µs	Yes				
		001b	4	122µs	Yes				
		010b	8	244µs	Yes				
		011b	16	488µs	Yes				
		100b	24	732µs	Yes				
		101b	32	976µs	Yes				
		110b	546	16.65ms	No				
		111b	655	19.97ms	No				
3	X	Reserved							
		Interrupt Status register is a Results registers read FFF readings exceed the timeor corresponding T1, T2, T3,	u Hit6 of the received signal set and the INT pin is asse. Fh if the data for that regist ut value set by these bits, to T4 Results register to indicate.	al does not occur in the distribution of the distribution of the device with the device where an open circuits.	in this time, the TO bit in the Additionally, any of the Conversion ddition, if resultant temperature rites a value of FFFFh to the it temperature probe.				
0.0	TIMOUT	TIMOUT2	TIMOUT1	TIMOUT0					
2:0	[2:0]	0	0	0	128µs				
		0	0	1	256µs				
		0	1	0	512µs				
		0	1	1	1024µs				
		1	0	0	2048µs				
		1	0	1	4096µs				
		1	1	0	8192µs				
		1	1	1	16384µs				

Table 19. TOF3 Register

			Т	OF3 REGISTE	R						
WRITE	E OPCODE 3Ah	REAL	READ OPCODE BAh		POR DEFAULT VALUE 0000h						
			ı	ı	T	T	1	ı			
Bit	15	14	13	12	11	10	9	8			
Name	X	X	Hit1WV5	Hit1WV4	Hit1WV3	Hit1WV2	Hit1WV1	Hit1WV0			
Bit	7	6	5	4	3	2	1	0			
Name	Х	Х	Hit2WV5	Hit2WV4	Hit2WV3	Hit2WV2	Hit2WV1	Hit2WV0			
BIT	NAME		DESCRIPTION								
15:14	X	Reser	Reserved								
13:8	HIT1WV[5:0]	For examust b	at least 1 greater than the Wave Selected for t ₂ , which is configured in the TOF2 register. For example, if the Wave Selector for t ₂ is set to wave number 7, then the Hit1 Wave Select must be set to deselect wave number 8 or greater. The earliest wave for which Hit1 can be measured is Wave 3.								
			HIT1WV[5	:0] (decimal)		DE	SCRIPTION				
			0 to 3			Wave 3					
			4			Wave 4					
			5			Wave 5					
			6	to 63		V	Vave 6 to 63				
7:6	X	Reserv	/ed								
		measu least 1 to mea	ired. Wave num greater than th isure wave nun	nese bits select nbers are depic ne Hit1 Wave S nber 9, then the st wave for whic	ted in Figure 5E elect value. For Hit2 Wave Sel	3. The Hit2 Wa r example, if Hi lect must be se	ve Select value t1 Wave Select t to detect wav	must be at value is set			
5:0	HIT2WV[5:0]		HIT2WV[5	:0] (decimal)		DE	SCRIPTION				
			0	to 4			Wave 4				
				5			Wave 5				
				6			Wave 6				
	1					Wave 7 to 63					

Table 20. TOF4 Register

			Т	OF4 REGISTE	R					
	OPCODE Bh		OPCODE 3Bh		POR	DEFAULT VA	ALUE			
Bit	15	14	13	12	11	10	9	8		
Name	X	X	Hit3WV5	Hit3WV4	Hit3WV3	Hit3WV2	Hit3WV1	Hit3WV0		
Bit	7	6	5	4	3	2	1	0		
Name	X	X	Hit4WV5	Hit4WV4	Hit4WV3	Hit4WV2	Hit4WV1	Hit4WV0		
BIT	NAME		DESCRIPTION							
15:14	X	Reserved								
13:8	HIT3WV [5:0]	than the Hit number 10,	Wave numbers are depicted in Figure 5B. The Hit3 than the Hit2 Wave Select value. For example, if the number 10, then the Hit3 Wave Select must be set to wave for which Hit3 can be measured is Wave 5. HIT3WV[5:0] (decimal) 0 to 5				e Hit2 Wave Select value is set to measure wave			
			7 8 to 6	3		Wave 7 Wave 8 to 63				
7:6	X	Reserved								
	HIT4WV	Wave numb than the Hit number 11,	Select: These bivers are depicted Wave Select when the Hit4 Wavich Hit4 can be in	l in Figure 5B. ī alue. For exam ave Select mus	The Hit4 Wave a ple, if the Hit3 \ t be set to dete	Select value m Vave Select va	ust be at least llue is set to me	1 greater easure wave		
5:0	[5:0]		HIT4WV[5:0]	(decimal)		DE	SCRIPTION			
			0 to 6	3			Wave 6			
	1	1	7 Wave 7							
			8				Wave 8			

Table 21. TOF5 Register

			Т	OF5 REGISTE	R					
WRIT	E OPCODE 3Ch	REA	D OPCODE BCh		POR DEFAULT VALUE 0000h					
			1 40	1.0	I	10				
Bit	15	14	13	12	11	10	9	8		
Name	X	X	Hit5WV5	Hit5WV4	Hit5WV3	Hit5WV2	Hit5WV1	Hit5WV0		
Bit	7	6	5	4	3	2	1	0		
Name	Х	X	Hit6WV5	Hit6WV4	Hit6WV3	Hit6WV2	Hit6WV1	Hit6WV0		
BIT	NAME				DESCRIPTION	J				
15:14	X	Reserved								
13:8	HIT5WV [5:0]	wave for wh	ich Hit5 can be HIT5WV[5:0] 0 to	(decimal)	ave 7.	DE	ESCRIPTION Wave 7			
			8				Wave 8			
			9			Wave 9				
			10 to	63		W	/ave 10 to 63			
7:6	X	Reserved								
	HIT5WV	Wave numb Hit5 Wave S then the Hite	Select: These bi ers are depicted Select value. For S Wave Select m an be measured	in Figure 5B. I example, if Hit nust be set to d	Hit6 Wave Sele 5 Wave Select	ct value must a	it least 1 greate measure wave	er than the number 13,		
5:0	[5:0]		HIT4WV[5:0]	(decimal)		DE	SCRIPTION			
			0 to	8			Wave 8			
			9			Wave 9				
			10			Wave 10				
			11 to	63		Wave 11 to 63				

Table 22. TOF6 Register

Name UPR7 UPR6 UPR5 UPR4 UPR3 UPR2 UPR1 UPR0 Bit 7 6 5 4 3 2 1 0				Т	OF6 REGISTE	R			
Name			REA			POF		ALUE	
Bit 7 6 5 4 3 2 1 0 Name X C_OFFSET C	Bit	15	14	13	12	11	10	9	8
Name X C_OFFSET UP6 C_OFFSET UP5 C_OFFSET UP3 C_OFFSET UP2 C_OFFSET UP1 C_OFFSET UP2 C_OFFSET UP2 Comparator Return Offset Upstream: When the device is measuring the t_2 wave, the programmed receive comparator offset is returned to a common mode voltage automatically a the Early Edge, t_1 , is detected. The actual offset return voltage is dependent upon and scales with the voltage present at the V_CC pins. The following formula defines the Comparator Return Offset voltage setting, where C_OFFSETUPR is a two's-complement number: C_OFFSETUP C_OFFSETUP C_OFFSETUPR C_OFFSETUPR Offset voltage = V_CC × \frac{1152 + C_OFFSETUPR}{3072} C_OFFSETUPR C_OFFSETUPR C_OFFSETUPR C_OFFSETUPR Offset voltage = V_CC × \frac{1152 + C_OFFSETUPR}{3072} C_OFFSETUPR OFFSET (LSBs) 7Fh to 01h 00h 0	Name	_	_	_	_	_	_	_	C_OFFSET UPR0
Name X C_OFFSET UP6 C_OFFSET UP5 C_OFFSET UP4 C_OFFSET UP3 C_OFFSET UP1 C_OFFSET UP1 C_OFFSET UP1 C_OFFSET UP1 C_OFFSET UP2 C_OFFSET UP1 C_OFFSET UP2 C_OFFSET UP3 C_OFFSET UP3 C_OFFSET UP4 C		_		_					
Comparator Return Offset Upstream: When the device is measuring the t_2 wave, the programmed receive comparator offset is returned to a common mode voltage automatically a the Early Edge, t_1 , is detected. The actual offset return voltage is dependent upon and scales with the voltage present at the V_{CC} pins. The following formula defines the Comparator Return Offset voltage setting, where C_OFFSETUPR is a two's-complement number: Comparator Return Offset Voltage = $V_{CC} \times \frac{1152 + C_OFFSETUPR}{3072}$ where 1 LSB = $\frac{V_{CC}}{3072}$ C_OFFSETUPR[6:0] OFFSET (LSBs) 7Fh to 01h 127 to 1 00h 0			C_OFFSET	C_OFFSET	C_OFFSET	C_OFFSET	C_OFFSET	C_OFFSET	C_OFFSET
programmed receive comparator offset is returned to a common mode voltage automatically a the Early Edge, t_1 , is detected. The actual offset return voltage is dependent upon and scales with the voltage present at the V_{CC} pins. The following formula defines the Comparator Return Offset voltage setting, where $C_{OFFSETUPR}$ is a two's-complement number: $C_{OFFSETUP}$ $R[7:0]$ $C_{OFFSETUP}$ $R[7:0]$ $C_{OFFSETUPR}$ $R[7:0]$ $C_{OFFSETUPR}$ $R[7:0]$ $C_{OFFSETUPR}$ $R[6:0]$ $R[7:0]$	BIT	NAME				DESCRIPTION	ON		
80h to FFh -128 to -1	15:8	_	program the Early with the Offset vo	med receive co r Edge, t_1 , is de voltage present oltage setting, w $rator Return C$ $1 LSB = \frac{V_{CC}}{3072}$ C_{OFFSE} $7Fh$	emparator offset etected. The act tat the V _{CC} pin where C_OFFSI Diffset Voltage ETUPR[6:0] to 01h	t is returned to ual offset returnes. The following ETUPR is a two	a common mod n voltage is dep g formula defin o's-complemen 2 + C_OFFSE 3072	de voltage auto pendent upon a es the Compar. t number: ETUPR FFSET (LSBs) 127 to 1	matically after nd scales
7 X Reserved		V			to FFh			-128 to -1	

Table 22. TOF6 Register (continued)

BIT	NAME	DESCRI	PTION				
		Comparator Offset Upstream: These bits define voltage for the analog receiver comparator front-e Early Edge wave, t ₁ . The actual common mode voltage present at the V _{CC} pins.	nd. This comparator offset is used to detect the				
		When the STOP_POL bit in the TOF1 register is some the zero crossing of the received acoustic wave, to when the STOP_POL bit in the TOF1 register is some the zero crossing of the received acoustic wave, to the zero crossing of the received acoustic wave, to the zero crossing of the received acoustic wave, to the zero crossing of the received acoustic wave, the zero crossing of the received acoustic wave, the zero crossing of the received acoustic wave, the zero crossing of the zero cross	hen the Comparator Offset is a positive value. set to one indicating a falling edge detection of				
	0.055057110	The following formulas define the Comparator Offset voltage setting					
6:0	C_OFFSETUP [6:0]	STOP_POL = 0 Comparator Offset Voltage	$= V_{CC} \times \frac{1152 + C_OFFSETUP}{3072}$				
		STOP_POL = 1 Comparator Offset Voltage	$= V_{CC} \times \frac{1151 - C_OFFSETUP}{3072}$				
		where 1 LSB = $\frac{V_{CC}}{3072}$					
		C_OFFSETUP[6:0]	OFFSET (LSBs)				
		00h to 7Fh	0 to 127				

Table 23. TOF7 Register

				T	OF7 REGISTE	R				
	OPCODE 3Eh			OPCODE BEh		POR DEFAULT VALUE 0000h				
Bit	15		14	13	12	11	10	9	8	
Name	C_OFFSET DNR7	_	FFSET NR6	C_OFFSET DNR5	C_OFFSET DNR4	C_OFFSET DNR3	C_OFFSET DNR2	C_OFFSET DNR1	C_OFFSET DNR0	
Bit	7		6	5	4	3	2	1	0	
Name	X	C_OFFSET DN6		C_OFFSET DN5	C_OFFSET DN4	C_OFFSET DN3	C_OFFSET DN2	C_OFFSET DN1	C_OFFSET DN0	
BIT	NAME					DESCRIPT	ION			
15:8	C_OFFSETI [7:0]	DNR	prograr after the scales Return	nmed receive of the Early Edge, the Early Edge, the With the voltage of Section 2015 of the Early Edge of Section 2015 of the Edge of Section 2015 of	comparator offs 1, is detected. The expresent at the setting, where the Offset Voltage	et is returned to The actual offset V _{CC} pins. The C_OFFSETDN	o a common met return voltage following form	asuring the t2 wode voltage aute is dependent ula defines the mplement numl	omatically upon and Comparator	
					ETDNR[6:0]		OF	FSET (LSBs)		
					to 01h		127 to 1			
					00h			0		
					to FFh			-128 to -1		
7	X		Reserv	ed						

Table 23. TOF7 Register (continued)

BIT	NAME	DESCR	IPTION
		Comparator Offset Downstream: These bits do offset voltage for the analog receiver comparato to detect the Early Edge wave, t ₁ . The actual co scales with the voltage present at the V _{CC} pins.	r front-end. This comparator offset is used
		When the STOP_POL bit in the TOF1 register is the zero crossing of the received acoustic wave, When the STOP_POL bit in the TOF1 register is of the zero crossing of the received acoustic wave value.	then the Comparator Offset is a positive value. set to one indicating a falling edge detection
6:0	C_OFFSETDN	The following formulas define the Comparator O	ffset voltage setting:
0.0	[6:0]	STOP_POL = 0 Comparator Offset Voltage	$e = V_{CC} \times \frac{1152 + C_{OFFSETUP}}{3072}$
		STOP_POL = 1 Comparator Offset Voltage	$e = V_{CC} \times \frac{1151 - C_{OFFSETUP}}{3072}$
		where 1 LSB = $\frac{V_{CC}}{3072}$	
		C_OFFSETDN[6:0]	OFFSET (LSBs)
		00h to 7Fh	0 to 127

Table 24. Event Timing 1 Register

			EVENT	TIMING 1 RE	GISTER					
WRIT	E OPCODE 3Fh	REAL	O OPCODE BFh		POR DEFAULT VALUE 0000h					
Bit	15	14	13	12	11	10	9	8		
Name	TDF3	TDF2	TDF1	TDF0	TDM4	TDM3	TDM2	TDM1		
			1				T	ı		
Bit Name	7 TDM0	6 TMF5	5 TMF4	TMF3	3 TMF2	2 TMF1	1 TMF0	0 X		
varie	I DIVIO	TIVII 3	TIVII 4	TIVII 3	TIVII Z	TIVII	TIVII O			
BIT	NAME				DESCRIPTION	l				
		measuremen	nce Measurements are executed	when the EV7	MG1 or EVTM		_	FF		
15:12	TDF[3:0]		TDF[3:0] (de	ecimal)			RATE (s)			
	121 [0.0]		0	· · · · · · · · · · · · · · · · · · ·			0.5			
			1				1.0			
							7.5			
			nce Measureme when the EVTM TDM[4:0]				OIFF measuren	nent cycles to		
11:7	TDM[4:0]		TDM[4:0] (d	ecimal)			CYCLES			
	15[1.0]		0	,		1				
			1			2				
		cycle measur measuremen	e Measurement rements. It is a s at cycles are exe + (TMF[3:0] * 1.0	start-cycle to st cuted when th	art-cycle time o e EVTMG1 or I	duration at whic	ch temperature			
6:1	TMF[5:0]		TMF[5:0] (de	ecimal)			RATE (S)			
			0				1			
			1				2			
					1					
			62				63			

Table 25. Event Timing 2 Register

			EVEN	T TIMING 2 R	EGISTER					
WRIT	E OPCODE 40h	REA	AD OPCODE C0h		POR DEFAULT VALUE 0000h					
Bit	15	14	13	12	11	10	9	8		
Name	TMM4	ТММЗ	3 TMM2	TMM1	TMM0	CAL_USE	CAL_CFG2	CAL_CFG1		
Bit	7	6	5	4	3	2	1	0		
Name	CAL_CFG0	Х	X	PRECYC2	PRECYC1	PRECYC0	PORTCYC1	PORTCYC0		
BIT	NAME			DESCRIPTION						
	Temperature Measurements: These bits define the number cycles to be executed when the EVTMG1 or EVTMG3 commoved Cycles = 1+ TMM[4:0]							surement		
45.44	Than 454 c	., [TMM[4:0] (decimal)			CYCLES				
15:11	TMM[4:0)]		0			1			
				1			2			
		-								
				30			31			
10	CAL_US	E	Calibration Usage: CalibrationInt and C of data while execu- calibration factors a	alibrationFrac i	egisters during Commands. Al	measurement, I time measure	averaging and	accumulation		
			Calibration Config the automatic Calib			point in the EV	TMGx cycle/sec	uence where		
						DESCRIPTION	ON			
			CAL_CFG[2:0]	During EV command		es, automatic e	execution of the	Calibrate		
			000b to 011b	Auto Calib	ration Disabled					
9:7	CAL_CFG[2:0]	100b	_	ning of each TC ning of each Te		e			
			101b		ning of each TC ning of each Te		uence			
			110b		e beginning of ning of each Te					
			111b		e beginning of ning of each Te					
6:5	X		Reserved							

Table 25. Event Timing 2 Register (continued)

BIT	NAME	DESCRIPTION								
			tric absorption of th	ne temperature m	number of cycles to use as neasurement capacitor. Each as defined by the TP[1:0] bits.					
		PRECYC2	PRECYC1	PRECYC	0 DESCRIPTION					
		0	0	0	0 Dummy Cycle					
	4:2 PRECYC[2:0]	0	0	1	1 Dummy Cycles					
4:2		0	1	0	2 Dummy Cycles					
		0	1	1	3 Dummy Cycles					
		1	0	0	4 Dummy Cycles					
		1	0	1	5 Dummy Cycles					
		1	1	0	6 Dummy Cycles					
		1	1	1	7 Dummy Cycles					
		Port Cycle Time: These two temperature port measurement function of the temperature retimeout details.	ents. It is a start-to-	start time. These						
1:0	PORTCYC[1:0]	PORTCYC1	PORT	CYC0	DESCRIPTION (µs)					
		0	(0	128					
		0		1	256					
		1		0	384					
		1		1	512					

Table 26. TOF Measurement Delay Register

			TOF MEASU	REMENT DEL	AY REGISTER	2			
WRITE	E OPCODE 41h	REAL	O OPCODE C1h		PO	R DEFAULT V 0000h	ALUE		
Bit	15	14	13	12	11	10	9	8	
Name	DLY15	DLY14	DLY13	DLY12	DLY11	DLY10	DLY9	DLY8	
Bit	7	6	5	4	3	2	1	0	
Name	DLY7	DLY6	DLY5	DLY4	DLY3	DLY2	DLY1	DLY0	
BIT	NAME				DESCRIPT	ION			
15:0	DLY[15:0	of the The a this de This d Care	This is hexadecimal value ranging from 0000h to FFFFh (Decimal 0 to 65535). It is a sof the 4MHz crystal period (250ns). The minimum setting is 0064h, which is equivalent The analog comparator driven by the bandpass filter does not generate a stop condition this delay, counted from the internally generated start pulse for the acoustic wave, has This delay applies to Early Edge Detect wave. Care must be taken to set the TIMOUT bits in the TOF2 register so that a timeout interdoes not occur before this delay expires.						

Table 27. Calibration and Control Register

			CALIBRATIO	ON AND CON	TROL REGIST	ER		
W	RITE OPCODE 42h	=	READ OPCODE C2h		P	OR DEFAULT V	VALUE	
Bit	15	14	13	12	11	10	9	8
Name	Х	X	X	X	CMP_EN	CMP_SEL	INT_EN	ET_CONT
Bit	7	6	5	4	3	2	1	0
Name	CONT_INT	CLK_S2	CLK_S1	CLK_S0	CAL_ PERIOD3	CAL_ PERIOD2	CAL_ PERIOD1	CAL_ PERIOD0
BIT	NAME				DESCRIPTION			
15:12	X	Reserved						
11	CMP_EN	1 = CMP_C	or/UP_DN Output OUT/UP_DN output OUT/UP_DN output	device pin is				
10	CMP_SEL	and is only 1 = CMP_E 0 = UP_DN High Outpu	or/UP_DN Output a used when CMP_E N: The output monit : The output monit t: Upstream measu :: Downstream mea	EN = 1. itors the receivors the launch irement (TX_U	ver front-end condirection of the IP to TX_DN)	mparator output pulse launcher.	_	JP_DN pin
9	INT_EN	Interrupt E	nable: This bit, wh	en set, enable	s the INT pin. Al	Il interrupt sourc	es are wire-OR	ed to the
8	ET_CONT	command t This bit, wh Ti m Ti cy	vent Timing Continuous Operation: This bit, when set, causes the currently executing EVTMGx immand to continuously execute until the HALT command is received by the device. It is bit, when cleared, causes: The currently executing EVTMG1 command to run one sequence of TOF_DIFF measurement cycles and/or one sequence of temperature measurement. The currently executing EVTMG2 command to run one sequence of TOF_DIFF measurements cycles. The currently executing EVTMG3 command to run one sequence of temperature measurement					
7	CONT_INT	the INT pin microproce When this b	s Interrupt: This b (if enabled) after e ssor to interrogate bit is cleared, the co only by the setting o	very TOF_DIF the current Ev urrently execut	F or Temperatur ent for accuracy ing EVTMGx co	e measurement of measuremer	t cycle. This allo	ows the host

Table 27. Calibration and Control Register (continued)

BIT	NAME		DESCRIPTION								
			Clock Settling Time: These bits define the time interval that the device waits after enabling the 4MHz clock for it to stabilize before making any measurements of time or temperature.								
		0114 00	0114 04	0114 00	DI	ESCRIPTI	ON				
		CLK_S2	CLK_S1	CLK_S0	32kHz CLOCK (CYCLES	TYPICAL TIME				
		0	0	0	16		488µs				
6:4	CLK Stavol	0	0	1	48		1.46ms				
0.4	CLK_S[2:0]	0	1	0	96		2.93ms				
		0	1	1	128		3.9ms				
		1	0	0	168		5.13ms				
		1	0	1	4MHz O	4MHz Osc On Cont					
		1	1	0	4MHz O	sc On Con	tinuously				
		1	1	1	4MHz O	sc On Con	tinuously				
			e for determination	of the 4MHz cerar	oits define the numbe mic oscillator period.	er of 32.768	kHz oscillator				
3:0	CAL_PERI OD[3:0]	CAL_PER (deci			OCK CYCLES ecimal)	TY	PICAL TIME (µs)				
		0			1		30.5				
		1			2		61				
		14	1		15		457.7				
		15	5		16		488.0				

Table 28. Real-Time Clock Register

			REAL-TI	ME CLOCK R	REGISTER					
WRI	TE OPCODE 43h	R	EAD OPCODI C3h	E	P	POR DEFAULT 0000h	VALUE			
Bit	15	14	13	12	11	10	9	8		
Name	X	X	X	X	X	X	X	X		
Bit	7	6	5	4	3	2	1	0		
Name	X	32K_BP	32K_EN	EOSC	AM1	AM0	WF	WD_EN		
BIT	NAME		DESCRIPTION							
15:7	X	Reserved	<u> </u>							
6	32K_BP	the 32KX1 de	32kHz Bypass: This bit, when set, allows an external CMOS-level 32.768kHz signal to be applied the 32KX1 device pin. The internal 32.768kHz oscillator is bypassed and the external signal is drivinto the device's core.							
5	32K_EN		Output Enablentation of the 3		bles the 32KOU	JT device pin to	drive a CMOS	S-level square		
4	EOSC		llator: This acti to logic 1, the c		n set to logic 0 s	starts the real t	ime clock osci	llator. When		
0.0	AMILLO	AM1 or AM2 alarm settings pin is asserte	bits are set. Wh s in Alarm regis	nen the RTC's sters, the AF bi and remains as	e-of-day alarm. hours or minute t in the Interrupt serted until the nand.	es value increm t Status register	ents to a value r is set and the	e equal to the INT device		
3:2	AM[1:0]	AM ²	1	AM0		ALARM F	UNCTION			
		0		0	No alarm					
		0		1	Alarm when r	minutes match				
		1		0	Alarm when h					
		1								
1	WF	Watchdog Flag: This bit is set when the watchdog counter reaches zero. This bit must be written to a zero to clear the bit. Writing this bit to a zero when the WDO pin is asserted low releases the WDO pin to its inactive high-impedance state.								
0	WD_EN		timer is enabl		O pin is high im	ipedance.				

Table 29. Interrupt Status Register

			INTE	RRUPT STA	ATUS REGIS	TER					
	TE OPCODE EAD ONLY	F	READ OPCOL	DE	POR DEFAULT VALUE 0000h						
D.,	15	44									
Bit	15	14	13	12	11	10	9	8 TEMP 5)/TM/			
Name	ТО	AF	X	TOF	TE	LDO	TOF_EVTMG	TEMP_EVTM			
Bit	7	6	5	4	3	2	1	0			
Name	Х	Cal	Halt	CSWI	Х	PORX	X	Х			
Note: This information	_	d only and bit	s are self-clea	ring upon a re	ead to this reg	ister, see the In	terrupt Operations	section for more			
BIT	NAME				DESCR	IPTION					
15	то					it1 thru Hit6, or n the TOF2 reg	temperature meas ister to elapse.	surements do not			
14	AF		: Set when the		s or minutes v	ralue increment	s to a value equal	to the alarm			
13	X	Reserved									
12	TOF	During exec (if enabled)	cution of The E upon complet	EVTMG1 or Etion of each o	VTMG2 comr f the cycles of	nand, this bit is the Event defir	nmand has comple set and the INT pi ned by the TOF Dif ontrol register has	n is asserted fference			
11	TE	During execution (if enabled)	cution of The E upon complet	EVTMG1 or Etion of each o	VTMG3 comr f the cycles of	the Event defir	set and the INT pined by the Temper ontrol register has	ature			
10	LDO		OO Stabilized: OO_ON and h		e internal low-	dropout regulat	or is turned on by	either the LDO_			
9	TOF_ EVTMG		_DIFF measu				VTMG2 command n the T1, T2, T1_A				
8	TEMP_ EVTMG	completed		ature measur	ements. This	indicates that th	r EVTMG3 comma ne data in the T1, T				
7	Х	Reserved									
6	CAL	host microp and Cal_Cf	orocessor. Who	en Calibratior Event Timing	n occurs as a r g 2 register an	esult of the set d the device is	command is manuting of the Cal_Use automatically execuments, this bit is	e, Cal_AUTO cuting Calibration			
5	HALT	HALT: Set	when the HAL	T command h	nas completed						
4	CSWI	Case Swite	ch: Set when a	a high logic le	vel is detected	d on the CSW o	levice pin.				
3	X	Reserved									
2	POR					ccessfully powers bit has been s	ered by application et.	of V _{CC} . Upon			
1:0	X	Reserved									

Table 30. Control Register

			CON	ITROL REGI	STER			
WRIT	E OPCODE FFh	READ OPCODE POR DEFAULT VALUE 7Fh 000xh						
Bit	15	14	13	12	11	10	9	8
Name	Х	Х	Х	Х	Х	Х	AFA	CSWA
Bit	7	6	5	4	3	2	1	0
Name	X	Х	X	Х	HWR3	HWR2	HWR1	HWR0
BIT	NAME				DESCRIPTION	N .		
15:10	X	Reserved						
9	AFA	settings in th Status regist	e Real-Time Clo	ock register. T g the RTC ala	RTC's hours and his bit is set at t arm settings, a 0 a 0.	he same time a	s the AF bit in t	the Interrupt
8	CSWA	has detected Status regist	a tamper condi er. Once set, thi Detection must	tion. This bit i s bit must be	e CSW pin deters set at the sam written to a 0 to before the CSW	e time as the C re-arm the Cas	SWI bit in the I se Switch Detec	nterrupt ction. The
7:0	Х	Reserved						
3:0	HWR[3:0]	Note: This va		essed and mo	hardware revisi odified. Read thi			

Conversion Results Register Descriptions

The devices conversion results registers are all read only volatile SRAM. The POR default value for all registers is 0000h.

Table 31. Conversion Results Registers Description

READ-ONLY ADDRESS	REGISTER	DESCRIPTION							
			8 holds the 8 veighted as f		the pulse wid	th ratio (t ₁ ÷	t ₂).for the ups	stream measi	urement.
		Bit15	Bit 14	Bit 13	Bit 12	Bit 11	Bit 10	Bit 9	Bit 8
		1	0.5	0.25	0.125	0.0625	0.03125	0.015625	0.0078125
C4h	WVRUP						_{DEAL}) where i measureme		
		Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0
		1	0.5	0.25	0.125	0.0625	0.03125	0.015625	0.0078125
		The maximu	ım value of e	ach of these	ratios is 1.99	21875.			
C5h	Hit1UPInt	representati	on of the nur		periods that		rection. This in the time res		
C6h	Hit1UPFrac	representati	16-bit fractional value of the first hit in the upstream direction. This fractional portion is a binary representation of one t_{4MHZ} period quantized to a 16-bit resolution. The maximum size of the fraction is FFFFh or $(2^{16} - 1)/2^{16}$ x t_{4MHZ} .						•
C7h	Hit2UPInt	is a binary re	15-bit fixed-point integer value of the second hit in the upstream direction. This integer portion is a binary representation of the number of t_{4MHZ} periods that contribute to the time results. The maximum size of the integer is 7FFFh or (2^{15} - 1) x t_{4MHZ} .						
C8h	Hit2UPFrac	representati		_{ЛНz} period qu	-		n. This fractio		-
C9h	Hit3UPInt	representati	on of the nur		periods that		rection. This the time res		
CAh	Hit3UPFrac	representati	16-bit fractional value of the third hit in the upstream direction. This fractional portion is a binary representation of one t _{4MHz} period quantized to a 16-bit resolution. The maximum size of the fraction is FFFFh or (2 ¹⁶ - 1)/ 2 ¹⁶ x t _{4MHz} .						
CBh	Hit4UPInt	a binary rep	15-bit fixed-point integer value of the fourth hit in the upstream direction. This integer portion is a binary representation of the number of t_{4MHZ} periods that contribute to the time results. The maximum size of the integer is 7FFFh or $(2^{15} - 1) \times t_{4MHZ}$.						
CCh	Hit4UPFrac	representati	16-bit fractional value of the fourth hit in the upstream direction. This fractional portion is a binary representation of one $t_{\rm 4MHz}$ period quantized to a 16-bit resolution. The maximum size of the fraction is FFFFh or $(2^{16} - 1)/2^{16} \times t_{\rm 4MHZ}$.						
CDh	Hit5UPInt	representati	on of the nur		periods that		ection. This in the time res		

Table 31. Conversion Results Registers Description (continued)

READ-ONLY ADDRESS	REGISTER				DESCR	IPTION				
CEh	Hit5UPFrac	representati	16-bit fractional value of the fifth hit in the upstream direction. This fractional portion is a binary representation of one t_{4MHZ} period quantized to a 16-bit resolution. The maximum size of the fraction is FFFFh or $(2^{16} - 1)/2^{16} \times t_{4MHZ}$.							
CFh	Hit6UPInt	a binary rep	resentation c	of the number	sixth hit in the of t _{4MHz} per or (2 ¹⁵ - 1) x	iods that con				
D0Fh	Hit6UPFrac		on of one t _{4N}	_{IHz} period qu	n the upstrea antized to a			•	•	
D1h	AVGUPInt	integer porti	on is a binar	y representat	average of the ion of the nur ger is 7FFFh	nber of t _{4MHz}	z periods that			
D2h	AVGUP Frac	portion is a l	oinary repres	entation of o	of the hits red ne t4MHz per 1)/ 2 ¹⁶ x t _{4MH}	iod quantize				
			Bit 15 thru Bit 8 holds the 8 bit value of the pulse width ratio (t ₁ ÷ t ₂).for the downstream measurement. Each bit is weighted as follows:							
		Bit15	Bit 14	Bit 13	Bit 12	Bit 11	Bit 10	Bit 9	Bit 8	
		1	0.5	0.25	0.125	0.0625	0.03125	0.015625	0.0078125	
D3h	WVRDN	one-half the	Bit 7 to bit 0 holds the 8 bit value of the pulse width ratio ($t_2 \div t_{\text{IDEAL}}$) where t_{IDEAL} is equal to one-half the period of the Pulse Launch Frequency for the downstream measurement. Each bit is weighted as follows:							
		Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0	
		1	0.5	0.25	0.125	0.0625	0.03125	0.015625	0.0078125	
		The maximu	ım value of e	ach of these	ratios is 1.99	21875.	ı		I	
D4h	Hit1DNInt	a binary rep	resentation c	of the number	first hit in the of t _{4MHz} per or (2 ¹⁵ - 1) >	iods that con				
D5h	Hit1DNFrac	16-bit fractional value of the first hit in the downstream direction. This fractional portion is a binary representation of one t _{4MHz} period quantized to a 16-bit resolution. The maximum size of the fraction is FFFFh or (2 ¹⁶ - 1)/ 2 ¹⁶ x t _{4MHz} .								
D6h	Hit2DNInt	15-bit fixed-point integer value of the second hit in the downstream direction. This integer portion is a binary representation of the number of t_{4MHz} periods that contribute to the time results. The maximum size of the integer is 7FFFh or $(2^{15} - 1) \times t_{4MHZ}$.								
D7h	Hit2DNFrac	representati	16-bit fractional value of the second hit in the downstream direction. This fractional portion is a binary representation of one t _{4MHz} period quantized to a 16-bit resolution. The maximum size of the fraction is FFFFh or (2 ¹⁶ - 1)/ 2 ¹⁶ x t _{4MHz} .							
D8h	Hit3DNInt	is a binary re	s FFFFh or $(2^{16} - 1)/(2^{16})$ x t_{4MHZ} . 15-bit fixed-point integer value of the third hit in the downstream direction. This integer portion s a binary representation of the number of t_{4MHZ} periods that contribute to the time results. The maximum size of the integer is 7FFFh or $(2^{15} - 1)$ x t_{4MHZ} .							

Table 31. Conversion Results Registers Description (continued)

READ-ONLY ADDRESS	REGISTER	DESCRIPTION
D9h	Hit3DNFrac	16-bit fractional value of the third hit in the downstream direction. This fractional portion is a binary representation of one t_{4MHz} period quantized to a 16-bit resolution. The maximum size of the fraction is FFFFh or $(2^{16} - 1)/2^{16} \times t_{4MHZ}$.
DAh	Hit4DNInt	15-bit fixed-point integer value of the fourth hit in the downstream direction. This integer portion is a binary representation of the number of t_{4MHZ} periods that contribute to the time results. The maximum size of the integer is 7FFFh or (2 ¹⁵ - 1) x t_{4MHZ} .
DBh	Hit4DNFrac	16-bit fractional value of the fourth hit in the downstream direction. This fractional portion is a binary representation of one t_{4MHZ} period quantized to a 16-bit resolution. The maximum size of the fraction is FFFFh or $(2^{16} - 1)/2^{16}$ x t_{4MHZ} .
DCh	Hit5DNInt	15-bit fixed-point integer value of the fifth hit in the downstream direction. This integer portion is a binary representation of the number of t _{4MHz} periods that contribute to the time results. The maximum size of the integer is 7FFFh or (2 ¹⁵ - 1) x t _{4M} H _Z .
DDh	Hit5DNFrac	16-bit fractional value of the fifth hit in the downstream direction. This fractional portion is a binary representation of one t_{4MHZ} period quantized to a 16-bit resolution. The maximum size of the fraction is FFFFh or $(2^{16} - 1)/2^{16} \times t_{4MHZ}$.
DEh	Hit6DNInt	15-bit fixed-point integer value of the sixth hit in the downstream direction This integer portion is a binary representation of the number of t_{4MHz} periods that contribute to the time results. The maximum size of the integer is 7FFFh or (2 ¹⁵ - 1) x t_{4MHZ} .
DFh	Hit6DNFrac	16-bit fractional value of the sixth hit in the downstream direction. This fractional portion is a binary representation of one t_{4MHz} period quantized to a 16-bit resolution. The maximum size of the fraction is FFFFh or $(2^{16} - 1)/2^{16}$ x t_{4MHZ} .
E0h	AVGDNInt	15-bit fixed-point integer value of the average of the hit times recorded in the downstream direction This integer portion is a binary representation of the number of t_{4MHZ} periods that contribute to the time results. The maximum size of the integer is 7FFFh or $(2^{15} - 1) \times t_{4MHZ}$.
E1h	AVGDN Frac	16-bit fractional value of the average of the hit times recorded in the downstream direction. This fractional portion is a binary representation of one t_{4MHZ} period quantized to a 16-bit resolution. The maximum size of the fraction is FFFFh or $(2^{16} - 1)/2^{16} \times t_{4MHZ}$.
E2h	TOF_ DIFFInt	16-bit fixed-point two's-complement integer portion of the difference of the averages for the hits recorded in both the upstream and downstream directions. It is computed as: AVGUP – AVGDN This integer represents the number of t _{4MHz} periods that contribute to computation. The maximum size of the integer is 7FFFh or (2 ¹⁵ - 1) x t _{4MHZ} . The minimum size of this integer is 8000h or -2 ¹⁵ x t _{4MHz} .
E3h	TOF_ DIFFFrac	16-bit fractional portion of the two's complement difference of the averages for the hits recorded in both the upstream and downstream directions. This fractional portion is a binary representation of one t _{4MHz} period quantized to a 16-bit resolution. The maximum size of the fraction is FFFFh or (2 ¹⁶ - 1)/ 2 ¹⁶ x t _{4MHZ} .

Table 31. Conversion Results Registers Description (continued)

READ-ONLY ADDRESS	REGISTER		DESCRIPTION							
		that indicate execution of equal to 2 ti	it 15 thru Bit 8 holds the 8 bit value of the TOF_Range. The TOF_Range is an 8-bit binary integrat indicates the range of valid error-free TOF_DIFF measurements that were made during execution of either of the EVTMG1 or EVTMG2 commands. The maximum value of TOF_Range qual to 2 times the actual pulse launch period as configured by the Pulse Launch Divider bits in DF1 register.							
		Bit15	Bit 14	Bit 13	Bit 12	Bit 11	Bit 10	Bit 9	Bit 8	
		MSB		TO	F_Range 8-l	bit binary inte	ger		LSB	
		bit setting a	re shown bel	ow:		on of the TOF		ger for a giver	DPL[3:0]	
		IVIAXIIIIUIII IV	larige (µs) – i			1		DECOL	LITION	
	TOF_	DPL	[3:0]	FREQU			M RANGE s)	RESOL (n		
- u	Cycle_	000	01b	1 N	lHz	2	2	7.8	175	
E4h	Count/ TOF_	000	02b	666.0	6kHz	3	3	11.7	185	
	Range									
			1110b		133.3kHz		15		9375	
		11	11b	125kHz		16		62.5		
		integer that commands for the purp TOF_DIFF_ executed by the complet 1 register had causing the	indicates the has executed ose of average AVGInt regis or either the E e number of as been complisted in the executed in the e	number of variable. It also repre- ging, which af- sters. It is increvery VTMG1 or EN- cycles defined pleted and the bin to be asse	alid error-free esents the nu fects the rese emented eve /TMG2 sequ d by the TOF e TOF_EVTN rted (if enab	e cycles that e imber of TOF ults provided ry time an err ence. Becaus Difference M MG bit has be	either of the E _DIFF cycles in the TOF_E cor-free TOF_ se of this inte leasurements en set in the Cycle Count	ount is an 8-b EVTMG1 or E s that have be DIFF_AVGFra _DIFF comma rnal error che s bits in the E Interrupt Stat t may not be e ter.	vTMG2 en totaled c and ind is cking, once vent Timing us register	
		Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0	
		MSB				8-bit binary in			LSB	
E5h	TOF_DIFF_ AVGInt	measureme This integer maximum s	represents to	puted as: he number of	t _{4MHz} period	ds that contrib	oute to the co	umulated TOI omputation. The of this integ	ne	
E6h	TOF_DIFF_ AVGFrac	measureme	onal portion on ents. This frac	tional portion	is a binary re	verage of the epresentation is FFFFh or	of one t _{4MH}	_z period quan	tized to a	

Table 31. Conversion Results Registers Description (continued)

READ-ONLY ADDRESS	REGISTER				DESCR	RIPTION				
E7h	T1Int	temperature representat	15-bit fixed-point integer value of the time taken to discharge the timing capacitor through the temperature sensing element connected to the T1 device pin. This integer portion is a binary representation of the number of t_{AMHZ} periods that contribute to the time results. The maximum size of the integer is 7FFFh or $(2^{15} - 1) \times t_{AMHZ}$.							
E8h	T1Frac	sensing ele	ment connec _{Iz} period quai	ted to the T1	device pin. T	his fractional	pacitor through portion is a b num size of the	inary represe	entation	
EBh	T2Int	temperature representat	e sensing ele ion of the nur	ment connect	ed to the T2 periods that	device pin. T	ming capacito his integer po the time resu	rtion is a bin	ary	
ECh	T2Frac	sensing ele	ment connec _{Iz} period qual	ted to the T2	device pin. T	his fractional	pacitor through portion is a b num size of the	inary represe	entation	
EFh	Temp_ Cycle_ Count	that either of Temperatur provided in Temperatur this internal Measurement has been so the Temp C	of the EVTMG e cycles that the Tx_AVGF e command i error checking ents bits in the et in the Inter	of or EVTMG have been to rac and Tx_/s executed by once the ce Event Timin rupt Status re	3 commands taled for the AVGInt regist γ either the Ecomplete nung 2 register figister causin	has execute purpose of avers. It is incressorted by the VTMG1 or Enter of cycles has been computed by the INT device.	he number of d. It also reproveraging, whice mented every VTMG3 sequences defined by the pleted and the vice pin to be a mperature Mendel.	esents the nich affects the y time an errence. Becaune Temperative Temp_EV asserted (if o	umber of e results or-free se of ure TMG bit enabled),	
		Bit15	Bit 14	Bit 13	Bit 12	Bit 11	Bit 10	Bit 9	Bit 8	
		Х	Х	Х	Х	Х	Х	Х	Х	
		Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0	
		MSB	Dit 0	Bit 3	ļ	cle Count	DIL 2	DIL I	LSB	
F0h	T1_AVGInt	15-bit fixed-	portion is a	oinary repres	average of th	e T1 port me	asurements. I t _{4MHz} periods - 1) x t _{4MHz} .		d as:	
F1h	T1_AVG Frac	16-bit fraction	ime results. The maximum size of the integer is 7FFFh or $(2^{15} - 1) \times t_{4MHZ}$. 16-bit fractional portion of the average of the T1 port measurements. This fractional portion is a binary epresentation of one t_{4MHZ} period quantized to a 16-bit resolution. The maximum size of the fraction is FFFFh or $(2^{16} - 1)/(2^{16} \times t_{4MHZ})$.							

Table 31. Conversion Results Registers Description (continued)

READ-ONLY ADDRESS	REGISTER	DESCRIPTION
F4h	T2_AVGInt	15-bit fixed-point integer value of the average of the T2 port measurements. It is computed as: This integer portion is a binary representation of the number of t _{4MHz} periods that contribute to the time results. The maximum size of the integer is 7FFFh or (2 ¹⁵ - 1) x t _{4MHz} .
F5h	T2_AVG Frac	16-bit fractional portion of the average of the T2 port measurements. This fractional portion is a binary representation of one $t_{\rm 4MHz}$ period quantized to a 16-bit resolution. The maximum size of the fraction is FFFFh or $(2^{16} - 1)/(2^{16} \times t_{\rm 4MHz})$.
F8h	Calibration Int	15-bit fixed-point integer value of the time taken to measure the period of the 32.768kHz crystal oscillator during execution of the Calibrate command. This integer portion is a binary representation of the number of t _{4MHz} periods that contribute to the time results. The maximum size of the integer is 7FFFh or (2 ¹⁵ - 1) x t _{4MHz} .
F9h	Calibration Frac	16-bit fractional value of the time taken to measure the period of the 32.768kHz crystal oscillator during execution of the Calibrate command. This fractional portion is a binary representation of one t _{4MHz} period quantized to a 16-bit resolution. The maximum size of the fraction is FFFFh or (2 ¹⁶ - 1)/ 2 ¹⁶ x t _{4MHz} .
FAh		Reserved
FBh		Reserved
FCh		Reserved
FDh		Reserved

Ordering Information

PART	TEMP RANGE	PIN-PACKAGE
MAX35104ETL+	-40°C to +85°C	40 TQFN-EP*
MAX35104ETL+T	-40°C to +85°C	40 TQFN-EP*

⁺Denotes a lead(Pb)-free/RoHS-compliant package.

Chip Information

PROCESS: CMOS

Package Information

For the latest package outline information and land patterns (footprints), go to www.maximintegrated.com/packages. Note that a "+", "#", or "-" in the package code indicates RoHS status only. Package drawings may show a different suffix character, but the drawing pertains to the package regardless of RoHS status.

PACKAGE	PACKAGE	OUTLINE	LAND
TYPE	CODE	NO.	PATTERN NO.
40 TQFN-EP	T4055+2	21-0140	90-0016

T = Tape and reel.

^{*}EP = Exposed pad.

Revision History

REVISION NUMBER	REVISION DATE	DESCRIPTION	PAGES CHANGED
0	3/16	Initial release	_
1	6/17	Corrected measurement range and clarified notes about measurement accuracy	1, 35
2	7/17	Updated ESD specification	2
3	12/17	Corrected register address for T2, removed references to T3 and T4	71, 77, 78

For pricing, delivery, and ordering information, please contact Maxim Direct at 1-888-629-4642, or visit Maxim Integrated's website at www.maximintegrated.com.

Maxim Integrated cannot assume responsibility for use of any circuitry other than circuitry entirely embodied in a Maxim Integrated product. No circuit patent licenses are implied. Maxim Integrated reserves the right to change the circuitry and specifications without notice at any time. The parametric values (min and max limits) shown in the Electrical Characteristics table are guaranteed. Other parametric values quoted in this data sheet are provided for guidance.