19-2463; Rev 2; 3/03

EVALUATION KIT AVAILABLE

Arbitrary Graphics On-Screen Display Video Generator

General Description

The MAX4455 is an eight-channel arbitrary graphics on-screen display (OSD) video generator that inserts arbitrary gray-scale bit-mapped graphics into eight asynchronous composite video sources. Ideal for security camera surveillance systems, the MAX4455 supports the insertion of graphics and text on up to eight video output channels in 15 levels of brightness. It easily displays information such as company logo, camera location, time, and date with arbitrary fonts and sizes. Arbitrary graphics capability enables the display of unique languages and fonts, allowing manufacturers to tailor their system for any geographic market. The MAX4455 is designed to work with Maxim's video crosspoint switches, such as the MAX4356 and MAX4358, which include circuitry that simplifies the insertion of the OSD information. The MAX4455 can also be used with discrete fast mux switches.

The MAX4455 operates from a 3V to 3.6V digital supply, and a 2.7V to 5.5V analog supply. Independent interface supplies enable the MAX4455 to communicate with microprocessors and OSD crosspoint switch logic with logic levels ranging from 2.7V to 5.5V. The MAX4455 uses an external 16Mb SDRAM for graphical image storage for all eight video channels. The MAX4455 manages all memory interface functions, allowing a simple host μ P interface. The MAX4455's multiple-channel memory sharing and multiple-location write function allow fast memory updates of shared graphics information necessary for rapidly changing OSD information, such as a time stamp.

The MAX4455 is available in a thin 100-pin TQFP package (200mm² area), and is fully specified over the extended temperature range (-40°C to +85°C). The MAX4455EVSYS is available to evaluate the MAX4455 along with the MAX4358 (32×16 video crosspoint switch with OSD).

Applications

Security Systems Video Routing Industrial Applications

Pin Configuration appears at end of data sheet.


Features

- Generates Arbitrary Graphics Images
- 15-Level Gray Scale
- 8 Channels of Bit-Mapped OSD
- Loss-of-Signal Detector for All Channels
- Graphics Updatable Within the Vertical Interval
- Update Time Stamp on All Eight Channels Simultaneously
- 3V and 5V Single-Supply Operation
- Works with MAX4356/MAX4358 Video Crosspoint Devices and Fast Mux Switches
- Small 100-Pin TQFP Package (200mm²)

Ordering Information

PART	TEMP RANGE	PIN-PACKAGE
MAX4455ECQ	-40°C to +85°C	100 TQFP

_Functional Diagram



MAX4455

Maxim Integrated Products 1

For pricing, delivery, and ordering information, please contact Maxim/Dallas Direct! at 1-888-629-4642, or visit Maxim's website at www.maxim-ic.com.

ABSOLUTE MAXIMUM RATINGS

AV _{DD} to DV _{DD} AV _{DD} to AGND	
AV _{DD} to DGND	
DV _{DD} to AGND	0.3V to +6V
DV _{DD} to DGND	0.3V to +6V
V _{H1} , V _{K1} to DGND	0.3V to +6V
V _{H1} , V _{K1} to AGND	0.3V to +6V
AGND to DGND	0.3V to +0.3V
Analog Inputs (VIDIN_) to AGND	0.3V to (AV _{DD} + 0.3V)
Analog Outputs (OSDFILL_) to AGND	0.3V to (AV _{DD} + 0.3V)

RSET to AGND	0.3V to (AV _{DD} + 0.3V)
Memory Interface to DGND	0.3V to (DV _{DD} + 0.3V)
Host Interface to DGND	0.3V to (V _{H1} + 0.3V)
OSDKEY_ to DGND	0.3V to (V _{K1} + 0.3V)
Continuous Power Dissipation (TA =	= +70°C)
100-Pin TQFP (derate 37.0mW/°C	2 above +70°C)2963mW
Operating Temperature Range	40°C to +85°C
Storage Temperature Range	
Lead Temperature (soldering, 10s)	+300°C

Stresses beyond those listed under "Absolute Maximum Ratings" may cause permanent damage to the device. These are stress ratings only, and functional operation of the device at these or any other conditions beyond those indicated in the operational sections of the specifications is not implied. Exposure to absolute maximum rating conditions for extended periods may affect device reliability.

ELECTRICAL CHARACTERISTICS

 $(DV_{DD} = 3.0V \text{ to } 3.6V, \text{ } AV_{DD} = 2.7V \text{ to } 5.5V, \text{ } V_{K1} = V_{H1} = 2.7V \text{ to } 5.5V, \text{ } \text{AGND} = \text{DGND} = 0, \text{ } \text{R}_{\text{RSET}} = 11.75 \text{k} \Omega \pm 1\%, \text{ } \text{R}_{\text{OSDFILL}} = 75 \Omega, \text{ } \text{f}_{\text{XTAL1/SYNC}} = 40.5\text{MHz}, \text{ } \text{T}_{\text{A}} = -40^{\circ}\text{C} \text{ to } +85^{\circ}\text{C}, \text{ } \text{unless otherwise noted}. \text{ } \text{Typical values are at } \text{T}_{\text{A}} = +25^{\circ}\text{C}.) \text{ (Note 1)}$

PARAMETER	SYMBOL	CON	DITIONS	MIN	ТҮР	MAX	UNITS
Analog Supply Voltage	AV _{DD}			2.7		5.5	V
Digital Supply Voltage	DVDD			3.0		3.6	V
Host Supply Voltage	V _{H1}			2.7		5.5	V
OSDKEY Logic Supply Voltage	V _{K1}			2.7		5.5	V
Analog Supply Current	AI _{DD}	All OSDFILL_ output	ts at 100 IRE			190	mA
Digital Supply Current	DI _{DD}	fXTAL1/SYNC = 40.5M	ЛНz		30		mA
Host Interface Static Supply Current	Ivh1	Host interface logic V _{H1}	levels driven to GND or			10	μA
Analog Power-Supply Rejection Ratio	PSRR	At DC			35		dB
VIDIN_ Input Resistance					100		kΩ
OSDFILL Slew Rate	SR	Output V _{P-P} = 0.7V			140		V/µs
		Pixel data = 1111	$AV_{DD} = 2.7V$	-8.2		+8.2	IRE
White Output Voltage Accuracy	FSR	Pixel dala = 1111	$AV_{DD} = 5.5V$	-7.5		+7.5	IKE
Black Output Voltage		Pixel data = 0001			±1.5		IRE
OSDFILL DAC Linearity		(Guaranteed monoto	onic)			±5	%FSR
Channel-to-Channel Crosstalk		At 6MHz V _{OUT} = 0.7	VP-P		60		dB
Key-to-Fill Timing Delay					±1		ns
RSET Pin Voltage		1			0.80		V
OSDKEY_ Logic Output Low	Vol	$V_{K1} = 5V$, $I_{SINK} = 4r$	nA			0.45	V
OSDKEY_ Logic Output High	VOH	V _{K1} = 5V, ISOURCE =	= 4mA	2.4			V
OSDKEY_Logic Supply Current	IVK1	OSDKEY_ logic leve	els driven to GND or V_{K1}			10	μA

µP HOST INTERFACE—DC CHARACTERISTICS

 $(DV_{DD} = 3.0V \text{ to } 3.6V, \text{ AV}_{DD} = 2.7V \text{ to } 5.5V, \text{ V}_{K1} = \text{V}_{H1} = 2.7V \text{ to } 5.5V, \text{ AGND} = \text{DGND} = 0, \text{R}_{\text{RSET}} = 11.75 \text{k}\Omega \pm 1\%, \text{R}_{\text{OSDFILL}} = 75\Omega, \text{f}_{\text{XTAL1/SYNC}} = 40.5\text{MHz}, \text{T}_{A} = -40^{\circ}\text{C} \text{ to } +85^{\circ}\text{C}, \text{ unless otherwise noted}. Typical values are at T_{A} = +25^{\circ}\text{C}.) (Note 2)$

PARAMETER	SYMBOL	CONDITIONS	MIN	ТҮР	MAX	UNITS
Logic Input Voltage Low	VIL				(0.2 × V _{H1}) - 0.1	V
Logic Input Voltage High	VIH		(0.2×V _{H1}) + 1.2			V
Logic Input Current	lil / lih	Sinking or sourcing			10	μA
Logic Output Low	Vol	$V_{H1} = 5V$, $I_{SINK} = 4mA$			0.45	V
Logic Output High	Voh	$V_{H1} = 5V$, $I_{SOURCE} = 4mA$	2.4			V

µP HOST INTERFACE—AC CHARACTERISTICS

 $(DV_{DD} = 3.0V \text{ to } 3.6V, \text{AV}_{DD} = 2.7V \text{ to } 5.5V, \text{V}_{K1} = \text{V}_{H1} = 2.7V \text{ to } 5.5V, \text{AGND} = \text{DGND} = 0, \text{R}_{RSET} = 11.75\text{k}\Omega \pm 1\%, \text{R}_{OSDFILL} = 75\Omega, \text{f}_{XTAL1/SYNC} = 40.5\text{MHz}, \text{C}_{HOST} = 50\text{pF}, \text{T}_{A} = -40^{\circ}\text{C} \text{ to } +85^{\circ}\text{C}, \text{ unless otherwise noted}. Typical values are at T_{A} = +25^{\circ}\text{C}.) (Note 2) (Figure 1)$

PARAMETER	SYMBOL	CONDITIONS	MIN	TYP	МАХ	UNITS
CS, ADD/DATA, AD7–AD0 Setup Time Before WR Deassertion	t1		30			ns
CS Hold After WR Deassertion	t2		30			ns
Read Data Access Time	t4	(Note 3)			50	ns
Read Data Out to High-Z Time	t5			15	25	ns

CLOCK TIMING CHARACTERISTICS

 $(DV_{DD} = 3.0 \text{ to } 3.6V, AV_{DD} = 2.7V \text{ to } 5.5V, V_{K1} = V_{H1} = 2.7V \text{ to } 5.5V, AGND = DGND = 0, R_{RSET} = 11.75k\Omega \pm 1\%, R_{OSDFILL} = 75\Omega, f_{XTAL1/SYNC} = 40.5MHz, T_A = -40^{\circ}C \text{ to } +85^{\circ}C$, unless otherwise noted. Typical values are at T_A = +25^{\circ}C.) (Note 4) (Figure 2)

PARAMETER	SYMBOL	MBOL CONDITIONS		TYP	MAX	UNITS
Master Clock Frequency	f CLKIN	Crystal oscillator or externally driven for specified performance		40.5	40.6	MHz
Master Clock Input Low Time	tCLCX	t _{CLKIN} = 1 / f _{CLKIN} (Note 6)	10			ns
Master Clock Input High Time	t CHCX	t _{CLKIN} = 1 / f _{CLKIN} (Note 6)	10			ns

MEMORY INTERFACE—DC CHARACTERISTICS

 $(DV_{DD} = 3.0V \text{ to } 3.6V, AV_{DD} = 2.7V \text{ to } 5.5V, V_{K1} = V_{H1} = 2.7V \text{ to } 5.5V, AGND = DGND = 0, R_{RSET} = 11.75k\Omega \pm 1\%, R_{OSDFILL} = 75\Omega, f_{XTAL1/SYNC} = 40.5MHz, T_A = -40^{\circ}C \text{ to } +85^{\circ}C$, unless otherwise noted. Typical values are at T_A = +25^{\circ}C.) (Note 2)

PARAMETER	SYMBOL	CONDITIONS	MIN	TYP MAX	UNITS
Logic Input Voltage Low	VIL			(0.2 × DV _{DD}) - 0.1	V
Logic Input Voltage High	VIH		(0.2 × DV _{DD}) + 1.3		V
Logic Input Current	lil / lih	Sinking or sourcing		10	μA
Logic Output Low	V _{OL}	$DV_{DD} = 3.3V$, $I_{SINK} = 4mA$		0.45	V
Logic Output High	VOH	$DV_{DD} = 3.3V$, $I_{SOURCE} = 0.5mA$	2.4		V



MEMORY INTERFACE TIMING CHARACTERISTICS

 $(DV_{DD} = 3.0V \text{ to } 3.6V, AV_{DD} = 2.7V \text{ to } 5.5V, V_{K1} = V_{H1} = 2.7V \text{ to } 5.5V, AGND = DGND = 0, R_{RSET} = 11.75k\Omega \pm 1\%, R_{OSDFILL} = 75\Omega, f_{XTAL1/SYNC} = 40.5MHz, T_A = -40^{\circ}C \text{ to } +85^{\circ}C, \text{ unless otherwise noted. Typical values are at } T_A = +25^{\circ}C.)$

PARAMETER	SYMBOL	CONDITIONS	MIN	ТҮР	MAX	UNITS
Digital Output Maximum Rise Time	t CLCH	15pF load (Note 5)		3		ns
Digital Output Maximum Fall Time	t CHCL	15pF load (Note 5)		3		ns
Maximum Digital Out to Digital Out Skew	t SKEW	15pF load, except D0-D15		±2.5		ns

Note 1: f_{XTAL1/SYNC} is production tested at 1MHz. Application operating frequency is f_{XTAL1/SYNC} = 40.5MHz.

Note 2: Pertains to host interface pins: ADDR/DATA, CS, WR, RD, AD7–AD0, RDY/BSY. V_{H1} is connected to µP host power supply rail (2.7V to 5.5V).

Note 3: Read operation is combinational. Access time is from the latter of either \overline{RD} or CS.

Note 4: Pertains to XTAL1/SYNCIN and XTAL2 pins (external clock is supplied to XTAL1/SYNCIN pin). All input signals are specified with t_R = t_F = 5ns (10% to 90% of DV_{DD}), and timed from a voltage level of 1.6V.

Note 5: Specified using 10% and 90% points.

CS ADD/DATA

AD7-AD0

ADD/DATA

CS

RD

AD7-AD0

WR

t₁

ADDR/DATA IN


· to

t5

HOST ADDRESS OR DATA WRITE OPERATION

READ DATA OUT

HOST DATA READ OPERATION



Timing Diagrams


Figure 2. Clock and Memory Timing Diagram

Figure 1. µP Host Interface Timing

t⊿

MAX4455

M / X I / M



0

0

0

0

10µs/div

NOTE: MEASUREMENT MADE WITH MAX4455EVSYS.

A: VCAMERA (NTSC COMPOSITE), 500mV/div

B: VCAMERA + OSDFILL, 500mV/div

C: VOSDFILL, 500mV/div

D: VOSDKEY, 5V/div

Typical Operating Characteristics

 $(AV_{DD} = 5V, DV_{DD} = 3.3V, R_{RSET} = 11.75k\Omega, T_A = +25^{\circ}C$, unless otherwise noted.)

A

В

С

D

А 0 В 0 mi С 0 Λ D 1µs/div A: VCAMERA (NTSC COMPOSITE), 500mV/div B: VCAMERA + OSDFILL, 500mV/div

C: VOSDFILL, 500mV/div

D: V_{OSDKEY}, 5V/div NOTE: MEASUREMENT MADE WITH MAX4455EVSYS.

MAX4455

_Typical Operating Characteristics (continued)

 $(AV_{DD} = 5V, DV_{DD} = 3.3V, R_{RSET} = 11.75k\Omega, T_A = +25^{\circ}C, unless otherwise noted.)$



Figure 3. On-Screen Display Capability of the MAX4455

Pin Description

PIN	NAME	FUNCTION
2, 1, 100, 99, 98, 97, 96, 95	VIDIN0-VIDIN7	Analog Video Inputs. The MAX4455 extracts video timing information from each VIDIN_ input. AC-couple the input signal with a 0.1µF capacitor.
3	V _{H1}	Host Interface Supply Voltage Input. V _{H1} supplies the level shifters for logic outputs to the host μ P interface. Connect V _{H1} to the μ P logic supply.
4, 25, 33, 42, 50, 58, 66, 72, 75	DGND	Digital Ground
5	CS	Host Chip Select Digital Input. Drive CS logic high to enable the host data interface.
6	WR	Host Write Strobe Digital Input
7	RD	Host Read Strobe Digital Input
8	ADDR/DATA	Host Address or Data Select Digital Input
9–16	AD7-AD0	Host Address/Data Bus Digital I/O
17	RDY/BSY	Host Ready/Busy Handshake Digital Output
18–23, 26, 27, 37, 36, 35, 34, 31, 30, 29, 28	D0-D15	Memory Data Digital I/O
24, 32, 41, 49, 57, 71	DV _{DD}	Positive Digital Power Supply. Bypass each DV _{DD} pin with a 0.1µF capacitor to DGND.
38	DQM	Memory DQM Digital Output. DQM controls the memory output buffer in read mode, and masks input data in write mode.
39	CLK	Memory Clock Digital Output
48	WE	Memory Write Enable Digital Output
51	CAS	Memory Column Address Strobe Digital Output
52	RAS	Memory Row Address Strobe Digital Output
53	BA	Memory Bank Address Digital Output
55, 56, 59, 60, 47, 46, 45, 44, 43, 40, 54	A0-A10	Memory Address Digital Outputs
61–64, 67–70	OSDKEY0– OSDKEY7	OSDKEY Digital Outputs. OSDKEY_ logic low controls the fast mux switches (available in the Maxim crosspoint switches, MAX4356/MAX4358) to insert OSDFILL_ signal.
65	V _{K1}	OSDKEY Interface Power-Supply Input. V _{K1} supplies the level shifters for OSDKEY_ logic outputs to the fast mux switches (available in the Maxim crosspoint switches, MAX4356/MAX4358). Connect V _{K1} to the digital supply of the fast mux switches (V _{DD} of the MAX4356/MAX4358).
73	XTAL1/SYNC	Crystal Oscillator/External Clock Input. Connect a crystal oscillator module to XTAL1/SYNC, or connect a fundamental mode crystal oscillator between XTAL1/SYNC and XTAL2.
74	XTAL2	Crystal Oscillator Output. Leave XTAL2 unconnected when using a crystal oscillator module, or connect a fundamental mode crystal oscillator between XTAL1/SYNC and XTAL2.
76, 78, 80, 82, 84, 86, 88, 90, 92	AV _{DD}	Positive Analog Power Supply. Bypass each AV_DD pin with a $0.1\mu F$ capacitor to AGND.
77, 79, 81, 83, 85, 87, 89, 91	OSDFILL7- OSDFILL0	OSDFILL Analog Outputs. OSDFILL_ are video DAC current outputs and require a termination resistor (nominally 75 Ω) to AGND.



Pin Description (continued)

PIN	NAME	FUNCTION
93	RSET	OSDFILL Reference Voltage. Connect a resistor (typically $11.75k\Omega$) from RSET to AGND to set the full-scale output current of all eight OSDFILL_ outputs.
94	AGND	Analog Ground

Detailed Description

The MAX4455 provides 4-bit gray-scale graphics video to eight simultaneous independent composite video inputs. The bit-mapped approach allows an arbitrary message to be inserted into the camera video when used in conjunction with the MAX4356/MAX4358 video crosspoint switch or discrete fast mux switch. The inserted graphics can include camera location, date, time, company logo, or warning prompts.

The graphics palette for each of the eight video channels in the MAX4455 is logically organized into 1024 pixels by 512 lines. This memory arrangement facilitates easy row/column pixel addressing by the host processor. The actual displayed area is 712×484 NTSC (712×512 PAL) pixels. The remaining 312 logical pixels per line are blanked. The remaining 28 NTSC (0 PAL) horizontal lines are also blanked as shown in Figure 4.

The MAX4455 controls a 16Mb SDRAM (such as MT48LC1M16A) that stores video graphics insertion data. The MAX4455 performs all SDRAM support functions, including refresh, RAS/CAS timing, video addressing, and CPU access cycles for host processor read/write support.

Since the SDRAM is organized as a 16-bit wide × 1 million deep array, each SDRAM memory location holds 4 pixels (based on the fact that a pixel is 4 bits and memory is 16 bits wide). The host processor thus accesses pixels four at a time. The host processor interface is 8 bits wide so the 16 bit wide SDRAM data is written into (or read from) the pixel data register as two separate 8-bit bytes.

The MAX4455 establishes a video raster time base by sensing the video signal on either the output of the Maxim crosspoint switch, or the output buffer of the fast mux switch. The MAX4455 uses this raster timing to produce an OSD image signal that can be inserted into the camera video by controlling the OSDKEY input to the Maxim crosspoint switch or fast mux switch. The OSD image is inserted wherever the OSD video level pixel code has a nonzero value, and the crosspoint switch or discrete fast mux is made to pass the original video wherever the OSD video level pixel code is zero. When the OSD video level is nonzero, it represents a gray-level code such that level 1 is near black and code 15 (the maximum possible with a 4-bits-per-pixel code) is maximally white (Table 1). The host computer fills the external OSD frame memory with a bit-mapped image such that each pixel has a value between zero and 15, controlling both insertion locations and the brightness levels within an inserted video image. There are eight channels in the MAX4455 that share memory resources but are logically completely independent. Writing/reading image data to/from any channel's memory does not disrupt other channels.

The MAX4455 features a memory-sharing function where the even channels or the odd channels can be updated simultaneously by writing to a designated source channel. The memory-sharing function minimizes the number of memory writes by the host processor. This is useful for updating information that changes rapidly (i.e., time stamp).

Video Inputs

The MAX4455's eight VIDIN_ inputs include circuitry to extract video timing from each asynchronous video channel for proper display of the OSD specific to that channel. Each VIDIN_ time-base circuitry includes a horizontal sync detector, vertical sync detector, vertical interval detector, horizontal line counter, and even/odd field counter. The VIDIN_ inputs sense a standard 1VP-P video signal at the output of the crosspoint switch, or fast mux buffer in order to make video timing insensitive to delays through the switch/mux. AC-couple the input with a 0.1 μ F capacitor.

OSDFILL_ Video Outputs

The MAX4455 has eight independent current output video DACs that provide 7 IRE to 100 IRE video levels (R_{RSET} = 11.75k Ω) when terminated with 75 Ω to AGND. Connect OSDFILL_ to either the OSDFILL_ input of the Maxim crosspoint switch (MAX4356/MAX4358) or to one of the inputs of the fast mux switch.

OSDKEY Control Outputs

Each OSD channel has an OSDKEY_ logic output that drives low when OSDFILL_ output video is to be multiplexed into the active video. The OSDKEY_ output interfaces directly to the OSDKEY_ inputs of the MAX4356/MAX4358 or control inputs of the fast mux switch to allow pixel-by-pixel OSD insertion. The V_{K1} supply sets the OSDKEY_ logic output voltage levels.



MAX4455

Table 1. Pixel Data Mapping (4 Bits per Pixel)

PIXEL DATA	GRAY SCALE	DESCRIPTION
0000	0	Transparent—no OSD insertion. Background video appears normally.
0001	1	7 IRE (black)
0010	2	13 IRE
0011	3	20 IRE
0100	4	27 IRE
0101	5	33 IRE
0110	6	40 IRE
0111	7	47 IRE
1000	8	53 IRE
1001	9	60 IRE
1010	10	67 IRE
1011	11	73 IRE
1100	12	80 IRE
1101	13	87 IRE
1110	14	93 IRE
1111	15	100 IRE (white)

Connect V_{K1} to the MAX4356/MAX4358 V_{DD} logic supply, or a 5V logic supply for TTL output compatibility.

OSDFILL_ Reference Voltage (RSET)

Set the video DAC's full-scale output current for all eight channels by connecting a resistor between RSET and ground. The nominal 11.75k Ω R_{RSET} provides a 100 IRE video output level when OSDFILL_ outputs are terminated with 75 Ω resistors to ground. R_{RSET} can typically range between 5k Ω and 15k Ω .

The full-scale OSD DAC output current = (106.5) / R_{RSET}. The full-scale OSD DAC output voltage is the OSD DAC output current × R_{OSDFILL}, where ROSDFILL_ is the termination resistor to AGND at OSDFILL_.

Crystal Oscillator

The MAX4455 requires a 40.5MHz clock. Connect a 3.3V crystal oscillator module to XTAL1/SYNC and leave XTAL2 unconnected, or connect a lower cost 40.5MHz fundamental mode crystal between XTAL1/SYNC and XTAL2. The MAX4455 is designed to operate with a 50% clock duty cycle, but typically operates with up to 40% to 60% duty cycles. The oscillator circuitry typically requires 10ms to settle after the DV_{DD} supply is powered up.

Microprocessor Interface

MAX4455

The MAX4455 μ P interface includes a byte-wide address/data bus (AD7–AD0) for parallel programming of the MAX4455, write strobe input (WR), read strobe input (RD), active-high chip-select input (CS), address or data-select input (ADDR/DATA), and a ready/busy hand-shaking output (RDY/BSY) (Figures 5 and 6). The MAX4455 allows for interfacing to a μ P powered from a different supply than the MAX4455 by connecting V_{H1} to the μ P supply. For example, the MAX4455 can be operated with a single 3.3V supply, while the μ P interface can be operated with 3.3V or 5V logic levels by connecting V_{H1} to the μ P power supply.

Host Access Protocol Sequence

- 1) Host sets $ADD/\overline{DATA} = 1$.
- 2) Host outputs register address on AD7-AD0.
- 3) Host pulses WR low, then high to write register address.
- 4) Host checks $RDY/\overline{BSY} = 1$ (host waits if $RDY/\overline{BSY} = 0$).

For register data writes:

- 1) Host sets $ADD/\overline{DATA} = 0$.
- 2) Host drives register data on AD7-AD0.
- 3) Host pulses \overline{WR} low, then high.
- For register data reads:
- Host removes drive from AD7–AD0 in anticipation of register read operation and sets ADD/DATA = 0.
- 2) Host then pulses \overline{RD} low and reads register data.
- 3) The MAX4455 three states when RD is deasserted (high).

SDRAM Memory Interface

The MAX4455 interfaces directly to a 16Mb SDRAM with 16-bit-wide data bus. The MAX4455 performs all SDRAM support functions, including refresh, RAS/CAS timing, data addressing, and CPU access cycles for host processor read/write support.

_MAX4455 Register Description

OSD Register Organization

The host processor controls each of the MAX4455's eight video channels through eight groups (blocks) of 8bit command, status, data, and address registers, plus one multichannel register block. The register set description for a single channel is described in Table 2. The eight identical sets of 16 registers (14, plus 2 reserved) are selected by 4 LSB bits in the host interface address field as described in Tables 3 and 4. The lower address bits select which register is accessed within any given channel. Even channels can share buffer data for display



MAX4455




Figure 4. OSD Raster Dimensions

among even channels. Odd channels can also share buffer data for display among odd channels (see the *Memory Sharing* section).

Detailed Description of the Channel-N Block Registers

QPH, QPL (Quad Pixel Register)

Read/write pixel data 16-bits at a time to the quad pixel registers due to the SDRAM memory organization. The 4 MSBs (nybble) of QPH represent the left-most pixel and the 4 LSBs of QPL represent the right-most pixel (4 bits per pixel). To transfer the QPH/QPL value into display memory, set the QPHORIZ/QPLINE registers and then write 0000 0010 to the command register (see *Command Register* section).

QPHORIZ

This 8-bit value is the address of the quad pixel within the line specified by QPLINE HI and QPLINE LO. A zero in QPHORIZ addresses the leftmost displayed quad pixel in the specified line, and increasing QPHORIZ addresses indexes towards the right-hand side of the video screen. Valid values range from zero to 177. Write a 1 in the HINC bit of the channel status register to enable autoincrement of QPHORIZ. QPHORIZ autoincrement saturates at 177.




Figure 5. µP Host Interface

QPLINEH, QPLINEL

The QPLINE_ 9-bit address specifies the horizontal line of the quad pixel to be accessed (host read or write). The 9th bit resides in the LSB position (bit 0) of the QPLINEH register. The lower 8 bits of the 9-bit address are specified by QPLINEL. Table 5 shows valid displayed line numbers. Note that for NTSC, lines 1 through 20 are never valid, as this is the vertical blank interval. Write a 1 in the VINC bit of the channel status register to enable autoincrement of QPLINE_. QPLINE_ autoincrement saturates at 511.



STATUS

The channel status register contains a group of individual control bits and a loss-of-sync (LOS) flag bit. BLANK (when set to 1) forces suppression of the OSD insertion graphics, independent of the memory contents. ASYNC (when set to 1) enables the SHRxxxx registers to be updated by the host immediately; otherwise, they are updated at the next complete video field. HINC (when set to 1) enables autoincrement of the QPHORIZ register after each host read/write to OSD memory. VINC (when set to 1) enables autoincrement of QPLINEH/L after each host read/write to OSD memory. The LOS flag is useful in detecting the presence (or absence) of composite video at the channel VIDIN_. LOS is a 1 if the channel's valid composite sync is lost for more than one horizontal line period. It resets back to zero once a valid sync pulse is detected.

The channel status register is described below:

BIT7							BIT0
0	0	0	VINC	HINC	ASYNC	BLANK	LOS




Figure 6. Host Data Write and Read Sequences

ADDRESS	NAME	DESCRIPTION
0nnn0000	QPH	Quad pixel high data read/write. Most significant nybble = leftmost pixel.
0nnn0001	QPL	Quad pixel low data read/write. Least significant nybble = rightmost pixel.
0nnn0010	QPHORIZ	Quad pixel within H line address
0nnn0011	QPLINEH	Quad pixel line address high
0nnn0100	QPLINEL	Quad pixel line address low
0nnn0101	STATUS	Loss of sync for channel N, control bits
0nnn0110	COMMAND	Command register
0nnn0111	HOFFSET	Horizontal offset
0nnn1000	VOFFSET	Vertical offset
0nnn1001	SHRSRC	Shared buffer source channel (0, 2, 4, 6) for even channels, (1, 3, 5, 7) for odd channels
0nnn1010	SHRBEGH	Shared buffer beginning line high
0nnn1011	SHRBEGL	Shared buffer beginning line low
0nnn1100	SHRENDH	Shared buffer end line high
0nnn1101	SHRENDL	Shared buffer end line low
0nnn1110	Reserved	Reserved
Onnn1111	Reserved	Reserved

Table 2. Channel-N Block Register Map

Note: nnn = 000 to 111 for channels 0 to 7, respectively.

Table 3. Channel Block Addressing

ADDRESS	CHANNEL
0000xxxx	0
0001xxxx	1
0010xxxx	2
0011xxxx	3
0100xxxx	4
0101xxxx	5
0110xxxx	6
0111xxxx	7
1000xxxx	Multichannel
1001xxxx to 1111xxxx	Reserved addresses

Table 4. Multichannel Block Register Map (Common to All Eight Channels)

ADDRESS	NAME	DESCRIPTION				
1000000	QPH	Quad pixel high data read/write for multiple write				
10000001	QPL	Quad pixel low data read/write for multiple write				
10000010	QPHORIZ	Quad pixel within H line address				
10000011	QPLINEH	Quad pixel line address high				
10000100	QPLINEL	Quad pixel line address low				
10000101	LOSALL	Loss-of-sync flags for channels 0 through 7				
10000110	MWRITE	Command register, triggers multiple write(s)				
10000111	CONTROL	Control bits				
10001000 TO 10001111	Reserved	Reserved registers				

Table 5. QPLINE Mapping

QPLINE	NTSC (VOFFSET = 128) FIELD, LINE	PAL (VOFFSET = 133) FIELD, LINE
0 0000 0000	Field 1, line 21	Field 1, line 26
0 0000 0001	Field 2, line 21	Field 2, line 26
0 0000 0010	Field 1, line 22	Field 1, line 27
0 0000 0011	Field 2, line 22	Field 2, line 27
0 1111 1110	Field 1, line 148	Field 1, line 153
0 1111 1111	Field 2, line 148	Field 2, line 153
1 1111 0010	Field 2, line 263	
1 1111 1111	_	Field 2, line 276

COMMAND

The channel command register allows writing and reading of quad pixel data into external SDRAM memory. The read and write operations are described below:

Writing 0000 0010 to the COMMAND register causes the pixel data in QPH and QPL to be stored into external SDRAM memory.

The command register is described below:

•	Writing 0000 0001 to the COMMAND register copies
t	from external SDRAM memory the quad pixels spec-
i	ified by QPHORIZ/QPLINE into QPH/QPL.

• Writing 0000 0011 to COMMAND register causes a write followed by a readback to verify the data.

BIT7							BIT0
0	0	0	0	0	0	WRITE	READ

HOFFSET

The channel horizontal offset register defaults at powerup to 128. Values less than 128 shift the OSD image to the left (as viewed on the display), while values greater than 128 shift the OSD image to the right. For example, changing HOFFSET from 128 to 110 shifts the image to the left by approximately 10% of the visible display. Changing HOFFSET from 128 to 156 shifts the image to the right by approximately 10% of the visible display. The image portion shifted beyond the active video is automatically blanked on any edge. The units of HOFF-SET are in quad pixels. Horizontal offset is used to allow flexibility in the video timing for various video sources. Horizontal offset ensures that the first logical OSD pixel is visible on the left-hand edge of the video monitor screen.





MAX4455

VOFFSET

The channel vertical offset register defaults at power-up to 128. Values less than 128 shift the image up while values greater than 128 shift the OSD image down. For example, changing VOFFSET from 128 to 80 shifts the image up by approximately 10% of the visible display. Changing VOFFSET from 128 to 176 shifts the image

down by approximately 10% of the visible display. This register controls the vertical offset of the OSD graphics insertion video. The units of VOFFSET are logical lines. Vertical offset ensures that the first logical OSD graphics line is visible on the video monitor screen. Updates to VOFFSET can take up to two full frame periods to take effect.

SHRSRC Shared memory source channel. A nonzero value in SHRSRC replaces a horizontal band of display with data from another channel. When an SHRSRC channel is selected (nonzero value in the SHRSRC register), the channel's graphics video is generated from the channel's memory, except for the horizontal video lines between (and including) SHRBEGH/L and SHRENDH/L, which instead comes from the memory channel specified by the SHRSRC register (see *Applications* *Information* for more details on how video memory sharing works). Time of actual update, either immediate (asynchronous) or field synchronous, is controlled by the ASYNC flag in the channel command register. Even channels can only be shared with even channels. Odd channels can only be shared with odd channels.

Note: If multiple even or odd channels are set to 1, data is taken from the lowest even channel and shared with the higher even channels. This is also true for the odd channels.

The shared memory source channel register is described below:

BIT7							BIT0
Ch7	Ch6	Ch5	Ch4	Ch3	Ch2	Ch1	Ch0

SHRBEGH, SHRBEGL

Share begin line HI, share begin line LO. This register pair contains a 9-bit address, which specifies the starting horizontal line to be used from the shared video frame buffer memory. SHRBEG HI contains only 1 bit, which resides in the LSB position (bit 0) of the SHRBEG HI register. The lower 8 bits of the 9-bit address are specified by SHRBEG LO. Valid shared line numbers range from 0 to 483 NTSC (511 PAL). The ASYNC flag in the channel status register controls the time of actual update, either immediate (asynchronous) or video field synchronous. SHRBEGH contains the upper bits of the starting line address and SHRBEGL contains the lower bits of the line starting address. To allow the entire value to be changed at once, the internal value of SHRBEG (which uses both SHRBEGH and SHRBEGL) is not updated until SHRBEGL is written. A write to SHRBEGH alone does not trigger an update of the internal SHRBEG value.

SHRENDH, SHRENDL

This register pair, share end line HI, share end line LO, contains a 9-bit address, which specifies the ending horizontal line to be used from the shared video frame buffer memory. SHREND HI contains only 1 bit, which resides in the LSB position (bit 0) of the SHREND HI register. The lower 8 bits of the 9-bit address are specified by SHREND LO. Valid shared line numbers range from 0 to 483 visible NTSC (511 PAL). The ASYNC flag in the channel status register controls the time of actual update, either immediate (asynchronous) or video field synchronous. To allow the entire value to be changed at once, the internal value of SHREND (which uses both SHRENDH and SHRENDL) is not updated until SHRENDL is written. A write to SHRENDH alone does not trigger an update of the internal SHREND value.

Detailed Description of the Multichannel Block Registers

QPH, QPL

Pixel data is read/written 16 bits at a time to the quad pixel registers due to the SDRAM memory organization. The most significant 4 bits (nybble) of QPH represents the leftmost pixel and the least significant 4 bits of QPL represents the rightmost pixel (4 bits per pixel). Table 1 shows pixel data mapping. QPH and QPL for the multichannel block is read/written the same as the individual channel-N register function, except multichannel pixel data is used for multiple write operations to selected channels.

QPHORIZ

This 8-bit value is the address of the guad pixel within the line specified by QPLINE HI and QPLINE LO. A zero value in QPHORIZ addresses the leftmost displayed guad pixel in the specified line and increasing QPHORIZ addresses indexes towards the right-hand side of the video screen. This register addresses multichannel write operations. Valid values range from zero to 177. Write a 1 in the HINC bit of the multichannel CONTROL register to enable autoincrement of QPHORIZ. QPHORIZ autoincrement saturates at 177.

QPLINEH. QPLINEL

This 9-bit address specifies the horizontal line of the quad pixel to be accessed (host read or write). QPLINE HI is only 1 bit that resides in the LSB (bit 0) of the QPLINE HI register. The lower 8 bits of the 9-bit address are specified by QPLINE LO. Valid displayed line numbers range from 0 to 483 NTSC (511 PAL). This register is used for addressing for multichannel write operations. Write a 1 in the VINC bit of the channel CONTROL register to enable autoincrement of QPLINE_. QPLINE_ autoincrement saturates at 511.

LOSALL

This register is common to all eight channels and reflects the status of sync presence on each of the eight VIDIN_ inputs. If valid composite sync is present at each of the eight VIDIN_ inputs, this register contains all zeros. If any channel loses sync for more than one horizontal line period, a flag is set for that respective

channel indicating sync loss. Normally, the host processor polls this register periodically and checks for nonzero flag bits, indicating loss of video on any or all channels. This feature detects vandalism, security threats, or simple camera/link failure. The loss of sync register is described below:

BIT7							BIT0
Ch7	Ch6	Ch5	Ch4	Ch3	Ch2	Ch1	Ch0
			MWRITE	multiple cha	nnels (i.e. t	ime of day, etc.) Writing a 1

MWRITE

Multiple write command register. Trigger multiple write operations to OSD frame buffer memory by writing to MWRITE, specifying which channels should receive data. This is useful in updating graphics common to

multiple channels (i.e., time of day, etc.). Writing a f
triggers writes to the desired channel as defined below.
This register autoclears itself after a multiple write cycle
completes. The multiple write register is described
below:

BIT7							BIT0
Ch7	Ch6	Ch5	Ch4	Ch3	Ch2	Ch1	Ch0

Control

Control bits for the multichannel block register. VINC, when set to 1, enables autoincrement of QPLINEH/L in the multichannel block after each host multichannel write to OSD memory. HINC, when set to 1, enables autoincrement of QPHORIZ in the multichannel block after each host multichannel write operation to OSD buffer memory. The control register is described below:

BIT7							BIT0
0	0	0	VINC	HINC	0	0	0

MAX4455




Figure 7. Interfacing MAX4455 with MAX4358 Video Crosspoint Switch

_Applications Information

Interfacing to Maxim Video Crosspoint Switches

The MAX4455 interfaces directly to MAX4356/MAX4358 video crosspoint switches with OSD insertion function (Figure 7). The MAX4455 OSDKEY_ and OSDFILL_ outputs connect directly to the OSDKEY_ and OSDFILL_ inputs on the MAX4356/MAX4358 and utilize the internal fast mux in the MAX4356/MAX4358 to implement the OSD insertion. To ensure correct video timing, the MAX4455 VIDIN_ input senses and extracts the video timing directly from the crosspoint switch output.

Interfacing the MAX4455 with a Fast Mux Switch

The MAX4455 interfaces directly to a fast mux switch, as shown in Figure 8. Choose a device with a switch time of less than 30ns, such as the MAX4258, for accurate OSD insertion. The MAX4258 is a single-channel wideband video amplifier with input multiplexing and a channel-to-channel switching time of 20ns. Configure the amplifier using external resistors for a 6dB gain to drive a 75 Ω back-terminated video line. Connect the OSDFILL_output of the MAX4455 to IN0 of the MAX4258 and connect the video source (camera output) to IN1. Connect the OSDKEY_ output of the MAX4258. When the OSDKEY_ signal

is low, the OSDFILL_ analog signal on channel INO passes through the mux and the OSD information is inserted into the video image. When the OSDKEY_ signal is high, the camera video output passes through the mux and is displayed on the monitor.

Channel Blanking During Video Input Source Switching

Before switching input video sources on a channel with active OSD, set the BLANK bit to 1 in the channel status register to prevent OSDKEY assertion during the video blanking interval. Failure to blank the OSD prior to switching input video sources can cause OSD information to be inserted over the new video input's vertical blanking interval, resulting in a loss of sync on that channel. The MAX4455 timing synchronizes to the video output of the channel, such that switching another asynchronous input video source can cause writing of OSD information over the new video source with unpredictable results (i.e., OSD insertion over the vertical blanking interval).

The channel blanking procedure follows:

- 1) Set BLANK = 1.
- 2) Switch camera/video source input.
- 3) Set BLANK = 0.




Figure 8. Interfacing MAX4455 with a Fast Mux Switch

The result of writing OSD over the vertical blanking interval is a rolling picture that the display monitor cannot sync to, and the MAX4455 loss-of-sync flag is set for that channel. Reestablish sync by blanking the channel's OSD for at least one full video frame period, allowing the MAX4455's sync timing circuitry to correctly sense the new video source's timing, and reset the LOS flag.

Optimizing OSDFILL Load Termination and RRSET

The MAX4455 provides standard 100 IRE (0.714V) fullscale OSDFILL_ output levels with $R_{RSET} = 11.75k\Omega$ and OSDFILL_ terminated with $R_{OSDFILL} = 75\Omega$ to AGND. The MAX4455 OSDFILL_ outputs can drive as high as 1.5V by selecting a lower R_{RSET} value, or increasing the value of $R_{OSDFILL}$, or a combination of both. OSDFILL output levels higher than 0.714V can have increased distortion and degraded linearity (see the *OSDFILL_ Reference Voltage (RSET)* section).

SDRAM Memory Selection

The MAX4455 EV kit uses the Micron MT48LC1M16TG-7S SDRAM. The MAX4455 has not been tested with, but is designed to operate with the following SDRAMS: Micron MT48LC1M16A1-8 or faster, VIS VG3617161DT-8 or faster, Hyundai HY57V161610D or HY57V161610C, Mitsubishi M2V64S40DTP, Micron MT48LC4M16A2, and Hitachi HM5264165F.

Anti-Aliasing and Flicker

The MAX4455 is a high-resolution graphics system capable of accurately displaying a single pixel line. A line with the height of one pixel, by definition, occurs only on one of the two interlaced fields that make up the standard interlaced video signal. Since the interlaced system has a frame rate of about 60Hz, the field rate is half of this (30Hz). Any object occurring only on one field is displayed at a 30Hz rate, resulting in a flickering image. Any signal displayed at less than a 50Hz rate is perceived to visibly flicker. The slower the display rate is, the higher the perceived flicker.

The amount of flicker in a one-pixel-high horizontal line is dependent on the length of the line. The flicker associated with very short lines that are part of another shape are typically very minimal. For example, the flicker of the legs of the letter F is almost imperceptible. At the other extreme, a one-pixel horizontal line that spans the width of a display exhibits flicker that can be very noticeable.

The perceived flicker due to thin horizontal lines can be minimized by making the line thicker or by using antialiasing techniques. For the best results, these two



techniques can be used in conjunction. A thicker line exhibits much less of the flicker effect. Once the line is from five to six lines thick, the additional improvement from thicker lines is negligible.

Anti-aliasing is a fairly well-known technique that involves decreasing the severity of the transition of the graphic or font structure. Here, it involves bracketing a horizontal line with two or more other lines that have a relative brightness that is between the brightness level of the line and the background. This is illustrated in Figure 9.

The proper application of this technique softens the look of the line, which can be undesirable in some cases. In general, it makes the display easier to read.

Finite Switch Time Effects

The MAX4455 generates the OSDFILL_ and OSDKEY_ signals time coincident with each other within a few nanoseconds. Since the OSDKEY_ signal controls when the external fast mux switch switches from normal camera video to the OSDFILL signal, any finite delay in the response time of this fast mux switch has an effect on the resulting OSD insertion (Figure 10).

Due to the finite switching time of the fast mux switch, both the leading and trailing portions of the OSDFILL_ are inserted slightly later in time. The leading edge does not create a visible artifact on the screen since it only shifts the image to the right an amount equal to the switch delay. The trailing edge of the OSDFILL_ can result in a visible artifact because the OSDFILL_ signal has already returned to 0 IRE before the fast mux switch can transition back to the camera video signal. This effect is shown in Figure 11.

In a typical NTSC system with a bandwidth of 4.2MHz, the narrowest resolved image is about 120ns wide. If the delay of the fast mux switch is less than half of this, 60ns or less, no visible artifact should be seen on the display.

The displayed information can be designed to dramatically minimize the adverse effect of the finite switch time, if desired. For example, virtually all fonts and graphics that are overlayed on normal video need to be outlined for good readability. A very common technique is to use white structures with a black outline border. To compensate for the above finite switch time effect, construct the graphic or font with a thinner trailing edge. When displayed, it looks symmetrical with the trailing edge appearing normal. Figure 12 illustrates this technique.

Memory Sharing Memory sharing is a feature that reduces the host processor burden for tasks such as time-stamp update. The MAX4455 supports user-specified starting and ending lines to be shared by any number of channels. In Figure 13, the time stamp is written only to channel 0 on line start through line end. Graphics data stored in lines outside of start and end remain unique for each of

In Figure 13, channel 0's start line number through end line number are duplicated onto channel 2 and channel 4's display. The source of shared data is defined in the SHRSHC register (see the *MAX4455 Registed Description* section). For example, channel 15 can be programmed to display channel 7's graphics beginning at channel 7 start line #n through end line #m, etc.

the eight video channels (Figure 13).


Sharing is restricted to even channels with even channels and odd channels with odd channels. For example, channels 1, 3, 5, 7 can share lines and channels 0, 2, 4, 6 can share lines in any combination.

Power Supplies and Bypassing

The MAX4455 operates from a single 2.7V to 5.5V analog supply and a 3V to 3.6V digital supply. Additional logic supplies for host μP interface (V_{H1}) and the OSDKEY_ interface (V_{K1}) allow the MAX4455 to interface with other logic supplies from 2.7V to 5.5V. Bypass each supply pin with a 0.1 μF capacitor to ground.

Layout Concerns

For best performance, make the OSDFILL_ and OSD-KEY_ output traces as short as possible, and place the 75 Ω termination resistor close to the crosspoint switch OSDFILL_ input with the resistor terminated to the solid analog ground plane. The SDRAM interface is the highest speed connection and therefore requires careful layout. Place the SDRAM close to the MAX4455 to minimize trace lengths. The MAX4455 pinout is optimized for memory bus trace routing to the SDRAM without crossing traces. Refer to the MAX4455 EV kit for a proven PC board layout.






Figure 10. Finite Switch Time Effects




Figure 11. Finite Switch Delay Visual Effect




Figure 12. Compensated Graphics Example

MAX4455

Programming Examples

The MAX4455 EV kit provides a high-level user interface with free-hand drawing, bit-mapped graphics, and text-insertion tools. Listings 1 through 5 show some pseudocode examples based on the MAX4455 EV kit source code for low-level register access, line drawing, RGB-to-gray-scale conversion, and block memory transfer to the OSD.

Listing 1. Constant Definitions

<pre>// MAX4455 per-channel registers const unsignedint8 ch_QPH = 0x00; // quad pixel high (msb = left pixel) const unsignedint8 ch_QPHORIZ = 0x02; // quad pixel horizontal address 0.177 const unsignedint8 ch_QPLINEL = 0x02; // quad pixel line address 0.483 (511 PAL) const unsignedint8 ch_QPLINEL = 0x04; // low byte of QPLINE const unsignedint8 ch_STATUS = 0x05; // status (0 0 0 VINC HINC ASYNC BLANK LOS) const unsignedint8 ch_STATUS = 0x05; // status (0 0 0 VINC HINC ASYNC BLANK LOS) const unsignedint8 ch_STATUS_HINC = 0x10; // auto-increment vertical const unsignedint8 ch_STATUS_BLANK = 0x02; // supress on-Screen display const unsignedint8 ch_STATUS_BLANK = 0x02; // supress on-Screen display const unsignedint8 ch_STATUS_BLANK = 0x02; // supress on-Screen display const unsignedint8 ch_COMMAND_EALD = 0x01; // (read-only) loss of sync const unsignedint8 ch_COMMAND_REALD = 0x02; const unsignedint8 ch_COMMAND_REALD = 0x02; const unsignedint8 ch_COMMAND_REALD = 0x02; const unsignedint8 ch_SHRESCH = 0x02; const unsignedint8 ch_SHRESCH = 0x02; // shared buffer source const unsignedint8 ch_SHRESCH = 0x02; // shared buffer source const unsignedint8 ch_SHRESCH = 0x02; // shared buffer source const unsignedint8 ch_SHRESCH = 0x02; // shared buffer end line const unsignedint8 ch_SHRESCH = 0x02; // shared buffer end line const unsignedint8 ch_SHRESCH = 0x00; // // // MAX4455 channel register banks const unsignedint8 CH_regs = 0x10; // register base for channel 0 registers const unsignedint8 CH_regs = 0x20; // register base for channel 1 registers const unsignedint8 CH_regs = 0x20; // register base for channel 1 registers const unsignedint8 CH_regs = 0x20; // register base for channel 3 registers const unsignedint8 CH_regs = 0x20; // register base for channel 3 registers const unsignedint8 CH_regs = 0x20; // register base for channel 7 registers const unsignedint8 CH_regs = 0x50; // register base for channel 7 registers const unsignedint</pre>	//
<pre>const unsignedint8 ch_QPH = 0x00; // quad pixel high (msb = left pixel) const unsignedint8 ch_QPL = 0x01; // quad pixel low (lsb = right pixel) const unsignedint8 ch_QPLINEH = 0x02; // quad pixel horizontal address 0.177 const unsignedint8 ch_QPLINEH = 0x03; // quad pixel horizontal address 0.483 (511 PAL) const unsignedint8 ch_QPLINEH = 0x03; // quad pixel horizontal address 0.483 (511 PAL) const unsignedint8 ch_QPLINEH = 0x03; // quad-pixel line address 0.483 (511 PAL) const unsignedint8 ch_STATUS = 0x05; // status { 0 0 0 VINC HINC ASYNC BLANK LOS } const unsignedint8 ch_STATUS_HINC = 0x00; // auto-increment vertical const unsignedint8 ch_STATUS_ASYNC = 0x04; // asynchronous write const unsignedint8 ch_STATUS_LOS = 0x01; // (read-only) loss of sync const unsignedint8 ch_COMMAND = 0x06; // command { 0 0 0 0 0 0 0 WRITE READ } const unsignedint8 ch_COMMAND = 0x06; // command { 0 0 0 0 0 0 0 WRITE READ } const unsignedint8 ch_COMMAND_WRITE = 0x02; const unsignedint8 ch_COMMAND_WRITE = 0x02; const unsignedint8 ch_COMMAND_WRITE = 0x02; const unsignedint8 ch_SHREET = 0x07; // horizontal offset (128U = zero offset) const unsignedint8 ch_SHREET = 0x08; // vertical offset (128U = zero offset) const unsignedint8 ch_SHREET = 0x00; // shared buffer source const unsignedint8 ch_SHREED = 0x00; // shared buffer source const unsignedint8 ch_SHREED = 0x00; // shared buffer end line const unsignedint8 ch_SHREED = 0x00; // // MAX4455 channel register banks const unsignedint8 Ch_SHREED = 0x00; // // MAX4455 channel register banks const unsignedint8 CH3_regs = 0x10; // register base for channel 0 registers const unsignedint8 CH3_regs = 0x20; // register base for channel 1 registers const unsignedint8 CH3_regs = 0x20; // register base for channel 3 registers const unsignedint8 CH3_regs = 0x20; // register base for channel 3 registers const unsignedint8 CH3_regs = 0x20; // register base for channel 4 registers const unsignedint8 CH4_regs = 0x2</pre>	// MAX4455 per-channel registers
<pre>const unsignedint8 ch_OPHORIZ = 0x02; // quad pixel horizontal address 0.177 const unsignedint8 ch_OPLINEH = 0x03; // quad pixel horizontal address 0.483 (511 PAL) const unsignedint8 ch_OPLINEL = 0x04; // low byte of OPLINE const unsignedint8 ch_STATUS = 0x05; // status { 0 0 0 VINC HINC ASYNC BLANK LOS } const unsignedint8 ch_STATUS_VINC = 0x10; // auto-increment vertical const unsignedint8 ch_STATUS_VINC = 0x04; // auto-increment vertical const unsignedint8 ch_STATUS_HINC = 0x02; // supress on-screen display const unsignedint8 ch_STATUS_BLANK = 0x02; // supress on-screen display const unsignedint8 ch_STATUS_LOS = 0x01; // (red-only) loss of sync const unsignedint8 ch_COMMAND = 0x06; // command { 0 0 0 0 0 0 WRITE READ } const unsignedint8 ch_COMMAND = 0x01; // (red-only) loss of sync const unsignedint8 ch_COMMAND = 0x01; // command { 0 0 0 0 0 0 WRITE READ } const unsignedint8 ch_COMMAND = 0x02; const unsignedint8 ch_COMMAND_WRITE = 0x02; const unsignedint8 ch_OPFSET = 0x07; // horizontal offset (128U = zero offset) const unsignedint8 ch_STREGE = 0x00; // shared buffer source const unsignedint8 ch_STREGE = 0x00; // shared buffer source const unsignedint8 ch_STREEL = 0x00; // // MAX4455 channel register bank const unsignedint8 CH0_regs = 0x10; // register base for channel 0 registers const unsignedint8 CH1_regs = 0x10; // register base for channel 1 registers const unsignedint8 CH2_regs = 0x20; // register base for channel 1 registers const unsignedint8 CH3_regs = 0x30; // register base for channel 1 registers const unsignedint8 CH3_regs = 0x30; // register base for channel 1 registers const unsignedint8 CH3_regs = 0x30; // register base for channel 1 registers const unsignedint8 CH3_regs = 0x30; // register base for channel 5 registers const unsignedint8 CH3_regs = 0x30; // register base for channel 5</pre>	
<pre>const unsignedint8 ch_QPLINEH = 0x03; // quad pixel line address 0.483 (511 PAL) const unsignedint8 ch_QPLINEL = 0x04; // low byte of QPLINE const unsignedint8 ch_STATUS = 0x05; // status { 0 0 0 VINC HINC ASYNC BLANK LOS } const unsignedint8 ch_STATUS_VINC = 0x10; // auto-increment vertical const unsignedint8 ch_STATUS_HINC = 0x08; // auto-increment horizontal const unsignedint8 ch_STATUS_BLANK = 0x02; // supress on-screen display const unsignedint8 ch_STATUS_LOS = 0x01; // (read-only) loss of sync const unsignedint8 ch_COMMAND = 0x06; // command { 0 0 0 0 0 0 WRITE READ } const unsignedint8 ch_COMMAND = 0x06; // command { 0 0 0 0 0 0 WRITE READ } const unsignedint8 ch_COMMAND = 0x00; // command { 0 0 0 0 0 0 WRITE READ } const unsignedint8 ch_COMMAND = 0x00; // command { 0 0 0 0 0 0 WRITE READ } const unsignedint8 ch_COMMAND_WRITE = 0x02; const unsignedint8 ch_COMMAND_WRITE = 0x02; const unsignedint8 ch_COMMAND_READ = 0x01; const unsignedint8 ch_SHRESC = 0x09; // shared buffer taleU = zero offset) const unsignedint8 ch_SHRESC = 0x00; // shared buffer source const unsignedint8 ch_SHREGEL = 0x00; // shared buffer source const unsignedint8 ch_SHREBEL = 0x00; // shared buffer beginning line const unsignedint8 ch_SHREBEL = 0x00; // shared buffer end line const unsignedint8 ch_SHRENDH = 0x00; // register base for channel 0 registers const unsignedint8 CH0_regs = 0x00; // register base for channel 1 registers const unsignedint8 CH0_regs = 0x00; // register base for channel 1 registers const unsignedint8 CH3_regs = 0x20; // register base for channel 3 registers const unsignedint8 CH3_regs = 0x30; // register base for channel 3 registers const unsignedint8 CH4_regs = 0x40; // register base for channel 4 registers const unsignedint8 CH4_regs = 0x50; // register base for channel 4 registers const unsignedint8 CH5_regs = 0x50; // register base for channel 7 registers const unsignedint8 CH5_regs = 0x50; // register base for channel 7</pre>	const unsignedint8 ch_QPL = 0x01; // quad pixel low (lsb = right pixel)
<pre>const unsignedint8 ch_QPLINEL = 0x04; // low byte of QPLINE const unsignedint8 ch_STATUS = 0x05; // status { 0 0 0 VINC HINC ASYNC BLANK LOS } const unsignedint8 ch_STATUS_VINC = 0x10; // auto-increment vertical const unsignedint8 ch_STATUS_HINC = 0x08; // auto-increment horizontal const unsignedint8 ch_STATUS_BLANK = 0x02; // supress on-screen display const unsignedint8 ch_STATUS_LOS = 0x01; // (read-only) loss of sync const unsignedint8 ch_COMMAND = 0x06; // command { 0 0 0 0 0 0 0 WRITE READ } const unsignedint8 ch_COMMAND_WRITE = 0x02; const unsignedint8 ch_COMMAND_WRITE = 0x02; const unsignedint8 ch_COMMAND_READ = 0x01; // comst unsignedint8 ch_COMMAND_READ = 0x01; const unsignedint8 ch_SHRSET = 0x07; // horizontal offset (128U = zero offset) const unsignedint8 ch_SHRSET = 0x07; // horizontal offset (128U = zero offset) const unsignedint8 ch_SHRSEC = 0x09; // shared buffer source const unsignedint8 ch_SHRBEGH = 0x0A; // shared buffer source const unsignedint8 ch_SHRBEGL = 0x0B; // const unsignedint8 ch_SHRBEGL = 0x0C; // shared buffer end line const unsignedint8 ch_SHRENDH = 0x0C; // shared buffer end line const unsignedint8 ch_SHRENDE = 0x00; // register base for channel 0 registers const unsignedint8 CH0_regs = 0x00; // register base for channel 0 registers const unsignedint8 CH1_regs = 0x10; // register base for channel 1 registers const unsignedint8 CH3_regs = 0x20; // register base for channel 2 registers const unsignedint8 CH3_regs = 0x30; // register base for channel 3 registers const unsignedint8 CH3_regs = 0x30; // register base for channel 3 registers const unsignedint8 CH4_regs = 0x40; // register base for channel 3 registers const unsignedint8 CH5_regs = 0x50; // register base for channel 3 registers const unsignedint8 CH5_regs = 0x50; // register base for channel 7 registers const unsignedint8 CH5_regs = 0x50; // register base for channel 7 registers</pre>	const unsignedint8 ch_QPHORIZ = 0x02; // quad pixel horizontal address 0.177
<pre>const unsignedint8 ch_STATUS = 0x05; // status { 0 0 0 VINC HINC ASYNC BLANK LOS } const unsignedint8 ch_STATUS_VINC = 0x10; // auto-increment vertical const unsignedint8 ch_STATUS_HINC = 0x08; // auto-increment horizontal const unsignedint8 ch_STATUS_BLANK = 0x02; // supress on-screen display const unsignedint8 ch_STATUS_BLANK = 0x02; // supress on-screen display const unsignedint8 ch_STATUS_BLANK = 0x02; // supress on-screen display const unsignedint8 ch_COMMAND = 0x06; // command { 0 0 0 0 0 0 WRITE READ } const unsignedint8 ch_COMMAND = 0x06; // command { 0 0 0 0 0 0 WRITE READ } const unsignedint8 ch_COMMAND_READ = 0x02; const unsignedint8 ch_VOFFSET = 0x07; // horizontal offset (128U = zero offset) const unsignedint8 ch_SHRERC = 0x09; // shared buffer source const unsignedint8 ch_SHRERC = 0x08; // vertical offset (128U = zero offset) const unsignedint8 ch_SHRERC = 0x00; // shared buffer source const unsignedint8 ch_SHRERC = 0x00; // shared buffer source const unsignedint8 ch_SHREREH = 0x0C; // shared buffer end line const unsignedint8 ch_SHRENDH = 0x0C; // shared buffer end line const unsignedint8 ch_SHRENDH = 0x0D; // // MAX4455 channel register banks const unsignedint8 CH0_regs = 0x00; // register base for channel 0 registers const unsignedint8 CH1_regs = 0x10; // register base for channel 1 registers const unsignedint8 CH2_regs = 0x20; // register base for channel 2 registers const unsignedint8 CH3_regs = 0x30; // register base for channel 3 registers const unsignedint8 CH3_regs = 0x30; // register base for channel 3 registers const unsignedint8 CH4_regs = 0x40; // register base for channel 5 registers const unsignedint8 CH4_regs = 0x40; // register base for channel 5 registers const unsignedint8 CH4_regs = 0x40; // register base for channel 5 registers const unsignedint8 CH4_regs = 0x40; // register base for channel 6 registers const unsignedint8 CH4_regs = 0x50; // register base for channel 6 registers const unsigne</pre>	const unsignedint8 ch_QPLINEH = 0x03; // quad pixel line address 0483 (511 PAL)
<pre>const unsignedint8 ch_STATUS_VINC = 0x10; // auto-increment vertical const unsignedint8 ch_STATUS_HINC = 0x08; // auto-increment horizontal const unsignedint8 ch_STATUS_ASYNC = 0x04; // asynchronous write const unsignedint8 ch_STATUS_BLANK = 0x02; // supress on-screen display const unsignedint8 ch_STATUS_LOS = 0x01; // (read-only) loss of sync const unsignedint8 ch_COMMAND = 0x06; // command { 0 0 0 0 0 0 WRITE READ } const unsignedint8 ch_COMMAND_WRITE = 0x02; const unsignedint8 ch_COMMAND_WRITE = 0x01; const unsignedint8 ch_COFFET = 0x07; // horizontal offset (128U = zero offset) const unsignedint8 ch_SHRECT = 0x09; // shared buffer source const unsignedint8 ch_SHREGE = 0x09; // shared buffer source const unsignedint8 ch_SHREGE = 0x00; // shared buffer beginning line const unsignedint8 ch_SHREGE = 0x00; // shared buffer beginning line const unsignedint8 ch_SHREEGE = 0x00; // shared buffer end line const unsignedint8 ch_SHREDE = 0x00; // shared buffer end line const unsignedint8 ch_SHREDE = 0x00; // register base for channel 0 registers const unsignedint8 CH0_regs = 0x00; // register base for channel 1 registers const unsignedint8 CH1_regs = 0x10; // register base for channel 1 registers const unsignedint8 CH2_regs = 0x20; // register base for channel 1 registers const unsignedint8 CH3_regs = 0x30; // register base for channel 1 registers const unsignedint8 CH4_regs = 0x30; // register base for channel 3 registers const unsignedint8 CH4_regs = 0x30; // register base for channel 5 registers const unsignedint8 CH5_regs = 0x60; // register base for channel 5 registers const unsignedint8 CH5_regs = 0x50; // register base for channel 5 registers const unsignedint8 CH5_regs = 0x60; // register base for channel 7 registers const unsignedint8 CH5_regs = 0x60; // register base for channel 7 registers const unsignedint8 CH5_regs = 0x60; // register base for channel 7 registers</pre>	const unsignedint8 ch_QPLINEL = 0x04; // low byte of QPLINE
<pre>const unsignedint8 ch_STATUS_HINC = 0x08; // auto-increment horizontal const unsignedint8 ch_STATUS_ASYNC = 0x04; // asynchronous write const unsignedint8 ch_STATUS_BLANK = 0x02; // supress on-screen display const unsignedint8 ch_STATUS_LOS = 0x01; // (read-only) loss of sync const unsignedint8 ch_COMMAND = 0x06; // command {0 0 0 0 0 0 WRITE READ } const unsignedint8 ch_COMMAND_WRITE = 0x02; const unsignedint8 ch_COMMAND_READ = 0x01; const unsignedint8 ch_VOFFSET = 0x07; // horizontal offset (128U = zero offset) const unsignedint8 ch_VOFFSET = 0x08; // vertical offset (128U = zero offset) const unsignedint8 ch_SHRSRC = 0x09; // shared buffer source const unsignedint8 ch_SHREGH = 0x08; // vertical offset (128U = zero offset) const unsignedint8 ch_SHREGH = 0x00; // shared buffer source const unsignedint8 ch_SHREGH = 0x00; // shared buffer end line const unsignedint8 ch_SHREED = 0x00; // shared buffer end line const unsignedint8 ch_SHREED = 0x00; // register base for channel 0 registers const unsignedint8 ch_SHRENDL = 0x00; // register base for channel 0 registers const unsignedint8 CH0_regs = 0x10; // register base for channel 1 registers const unsignedint8 CH2_regs = 0x20; // register base for channel 1 registers const unsignedint8 CH3_regs = 0x30; // register base for channel 3 registers const unsignedint8 CH3_regs = 0x30; // register base for channel 3 registers const unsignedint8 CH3_regs = 0x30; // register base for channel 3 registers const unsignedint8 CH4_regs = 0x50; // register base for channel 5 registers const unsignedint8 CH5_regs = 0x60; // register base for channel 5 registers const unsignedint8 CH5_regs = 0x50; // register base for channel 5 registers const unsignedint8 CH5_regs = 0x60; // register base for channel 7 registers const unsignedint8 CH5_regs = 0x60; // register base for channel 7 registers const unsignedint8 CH5_regs = 0x60; // register base for channel 7 registers</pre>	<pre>const unsignedint8 ch_STATUS = 0x05; // status { 0 0 0 VINC HINC ASYNC BLANK LOS }</pre>
<pre>const unsignedint8 ch_STATUS_ASYNC = 0x04; // asynchronous write const unsignedint8 ch_STATUS_BLANK = 0x02; // supress on-screen display const unsignedint8 ch_STATUS_LOS = 0x01; // (read-only) loss of sync const unsignedint8 ch_COMMAND = 0x06; // command { 0 0 0 0 0 0 WRITE READ } const unsignedint8 ch_COMMAND_WRITE = 0x02; const unsignedint8 ch_COMMAND_READ = 0x01; const unsignedint8 ch_HOFFSET = 0x07; // horizontal offset (128U = zero offset) const unsignedint8 ch_SHRSET = 0x08; // vertical offset (128U = zero offset) const unsignedint8 ch_SHRSEC = 0x09; // shared buffer source const unsignedint8 ch_SHRBEGH = 0x0A; // shared buffer beginning line const unsignedint8 ch_SHRBEGE = 0x0B; // const unsignedint8 ch_SHRBEGE = 0x0C; // shared buffer end line const unsignedint8 ch_SHRENDH = 0x0C; // shared buffer end line const unsignedint8 ch_SHRENDH = 0x0C; // shared buffer end line const unsignedint8 ch_SHRENDE = 0x0D; // // MAX4455 channel register banks const unsignedint8 CH0_regs = 0x10; // register base for channel 0 registers const unsignedint8 CH1_regs = 0x10; // register base for channel 1 registers const unsignedint8 CH2_regs = 0x20; // register base for channel 1 registers const unsignedint8 CH3_regs = 0x30; // register base for channel 3 registers const unsignedint8 CH4_regs = 0x30; // register base for channel 4 registers const unsignedint8 CH4_regs = 0x50; // register base for channel 4 registers const unsignedint8 CH4_regs = 0x50; // register base for channel 4 registers const unsignedint8 CH4_regs = 0x50; // register base for channel 5 registers const unsignedint8 CH5_regs = 0x50; // register base for channel 6 registers const unsignedint8 CH5_regs = 0x50; // register base for channel 7 registers const unsignedint8 CH5_regs = 0x50; // register base for channel 7 registers const unsignedint8 CH5_regs = 0x50; // register base for channel 7 registers</pre>	const unsignedint8 ch_STATUS_VINC = 0x10; // auto-increment vertical
<pre>const unsignedint8 ch_STATUS_BLANK = 0x02; // supress on-screen display const unsignedint8 ch_STATUS_LOS = 0x01; // (read-only) loss of sync const unsignedint8 ch_COMMAND = 0x06; // command { 0 0 0 0 0 0 WRITE READ } const unsignedint8 ch_COMMAND_WRITE = 0x02; const unsignedint8 ch_COMMAND_READ = 0x01; const unsignedint8 ch_VOFFSET = 0x07; // horizontal offset (128U = zero offset) const unsignedint8 ch_VOFFSET = 0x08; // vertical offset (128U = zero offset) const unsignedint8 ch_SHRSRC = 0x09; // shared buffer source const unsignedint8 ch_SHRBEGH = 0x0A; // shared buffer source const unsignedint8 ch_SHRBEGL = 0x0B; // const unsignedint8 ch_SHRBEGL = 0x0B; // const unsignedint8 ch_SHRENDH = 0x0C; // shared buffer end line const unsignedint8 ch_SHRENDH = 0x0C; // shared buffer end line const unsignedint8 ch_SHRENDL = 0x0D; // // MAX4455 channel register banks const unsignedint8 CH0_regs = 0x00; // register base for channel 0 registers const unsignedint8 CH1_regs = 0x10; // register base for channel 1 registers const unsignedint8 CH2_regs = 0x20; // register base for channel 2 registers const unsignedint8 CH3_regs = 0x30; // register base for channel 3 registers const unsignedint8 CH4_regs = 0x40; // register base for channel 3 registers const unsignedint8 CH4_regs = 0x40; // register base for channel 4 registers const unsignedint8 CH4_regs = 0x50; // register base for channel 5 registers const unsignedint8 CH5_regs = 0x50; // register base for channel 5 registers const unsignedint8 CH6_regs = 0x60; // register base for channel 6 registers const unsignedint8 CH6_regs = 0x60; // register base for channel 6 registers const unsignedint8 CH6_regs = 0x60; // register base for channel 7 registers const unsignedint8 CH6_regs = 0x60; // register base for channel 7 registers</pre>	const unsignedint8 ch_STATUS_HINC = 0x08; // auto-increment horizontal
<pre>const unsignedint8 ch_STATUS_LOS = 0x01; // (read-only) loss of sync const unsignedint8 ch_COMMAND = 0x06; // command { 0 0 0 0 0 0 WRITE READ } const unsignedint8 ch_COMMAND_WRITE = 0x02; const unsignedint8 ch_COMMAND_READ = 0x01; const unsignedint8 ch_HOFFSET = 0x07; // horizontal offset (128U = zero offset) const unsignedint8 ch_SFRET = 0x08; // vertical offset (128U = zero offset) const unsignedint8 ch_SHRSET = 0x08; // vertical offset (128U = zero offset) const unsignedint8 ch_SHRSET = 0x08; // shared buffer source const unsignedint8 ch_SHRBEGH = 0x0A; // shared buffer beginning line const unsignedint8 ch_SHRBEGL = 0x0B; // const unsignedint8 ch_SHREDDH = 0x0C; // shared buffer end line const unsignedint8 ch_SHRENDL = 0x0D; // // MAX4455 channel register banks const unsignedint8 CH0_regs = 0x00; // register base for channel 0 registers const unsignedint8 CH1_regs = 0x10; // register base for channel 1 registers const unsignedint8 CH2_regs = 0x20; // register base for channel 2 registers const unsignedint8 CH3_regs = 0x30; // register base for channel 3 registers const unsignedint8 CH3_regs = 0x30; // register base for channel 3 registers const unsignedint8 CH4_regs = 0x40; // register base for channel 4 registers const unsignedint8 CH4_regs = 0x50; // register base for channel 5 registers const unsignedint8 CH5_regs = 0x50; // register base for channel 5 registers const unsignedint8 CH5_regs = 0x60; // register base for channel 7 registers</pre>	
<pre>const unsignedint8 ch_COMMAND = 0x06; // command { 0 0 0 0 0 0 WRITE READ }</pre>	
<pre>const unsignedint8 ch_COMMAND_WRITE = 0x02; const unsignedint8 ch_COMMAND_READ = 0x01; const unsignedint8 ch_HOFFSET = 0x07; // horizontal offset (128U = zero offset) const unsignedint8 ch_SHRSEC = 0x09; // shared buffer source const unsignedint8 ch_SHRBEGH = 0x0A; // shared buffer beginning line const unsignedint8 ch_SHRBEGL = 0x0B; // const unsignedint8 ch_SHRBEGL = 0x0B; // const unsignedint8 ch_SHRENDL = 0x0C; // shared buffer end line const unsignedint8 ch_SHRENDL = 0x0C; // shared buffer end line const unsignedint8 ch_SHRENDL = 0x0C; // shared buffer end line const unsignedint8 ch_SHRENDL = 0x0C; // register base for channel 0 registers const unsignedint8 CH0_regs = 0x10; // register base for channel 1 registers const unsignedint8 CH2_regs = 0x20; // register base for channel 2 registers const unsignedint8 CH3_regs = 0x30; // register base for channel 3 registers const unsignedint8 CH4_regs = 0x40; // register base for channel 4 registers const unsignedint8 CH4_regs = 0x40; // register base for channel 5 registers const unsignedint8 CH4_regs = 0x50; // register base for channel 5 registers const unsignedint8 CH5_regs = 0x50; // register base for channel 5 registers const unsignedint8 CH6_regs = 0x60; // register base for channel 6 registers const unsignedint8 CH6_regs = 0x60; // register base for channel 7 registers</pre>	
<pre>const unsignedint8 ch_COMMAND_READ = 0x01; const unsignedint8 ch_HOFFSET = 0x07; // horizontal offset (128U = zero offset) const unsignedint8 ch_VOFFSET = 0x08; // vertical offset (128U = zero offset) const unsignedint8 ch_SHRSRC = 0x09; // shared buffer source const unsignedint8 ch_SHRBEGH = 0x0A; // shared buffer beginning line const unsignedint8 ch_SHRBEGL = 0x0B; // const unsignedint8 ch_SHRENDH = 0x0C; // shared buffer end line const unsignedint8 ch_SHRENDH = 0x0C; // shared buffer end line const unsignedint8 ch_SHRENDH = 0x0C; // shared buffer end line const unsignedint8 ch_SHRENDH = 0x0C; // register base for channel 0 registers const unsignedint8 CH0_regs = 0x00; // register base for channel 1 registers const unsignedint8 CH1_regs = 0x10; // register base for channel 1 registers const unsignedint8 CH2_regs = 0x20; // register base for channel 2 registers const unsignedint8 CH3_regs = 0x30; // register base for channel 3 registers const unsignedint8 CH4_regs = 0x40; // register base for channel 4 registers const unsignedint8 CH4_regs = 0x50; // register base for channel 5 registers const unsignedint8 CH5_regs = 0x60; // register base for channel 7 registers const unsignedint8 CH5_regs = 0x60; // register base for channel 7 registers</pre>	const unsignedint8 ch_COMMAND = 0x06; // command { 0 0 0 0 0 0 WRITE READ }
const unsignedint8 ch_HOFFSET= 0x07; // horizontal offset (128U = zero offset)const unsignedint8 ch_VOFFSET= 0x08; // vertical offset (128U = zero offset)const unsignedint8 ch_SHRSC= 0x09; // shared buffer sourceconst unsignedint8 ch_SHRBEGH= 0x0A; // shared buffer beginning lineconst unsignedint8 ch_SHRBEGH= 0x0C; // shared buffer end lineconst unsignedint8 ch_SHRENDH= 0x0C; // shared buffer end lineconst unsignedint8 ch_SHRENDH= 0x00; // register base for channel 0 registersconst unsignedint8 CH0_regs= 0x00; // register base for channel 1 registersconst unsignedint8 CH2_regs= 0x20; // register base for channel 2 registersconst unsignedint8 CH3_regs= 0x40; // register base for channel 3 registersconst unsignedint8 CH4_regs= 0x40; // register base for channel 4 registersconst unsignedint8 CH5_regs= 0x50; // register base for channel 5 registersconst unsignedint8 CH5_regs= 0x00; // register base for channel 7 registers	
<pre>const unsignedint8 ch_VOFFSET = 0x08; // vertical offset (128U = zero offset) const unsignedint8 ch_SHRSRC = 0x09; // shared buffer source const unsignedint8 ch_SHRBEGH = 0x0A; // shared buffer beginning line const unsignedint8 ch_SHRENDL = 0x0C; // shared buffer end line const unsignedint8 ch_SHRENDL = 0x0C; // shared buffer end line const unsignedint8 ch_SHRENDL = 0x0C; // register base for channel 0 registers const unsignedint8 CH1_regs = 0x10; // register base for channel 1 registers const unsignedint8 CH2_regs = 0x20; // register base for channel 2 registers const unsignedint8 CH2_regs = 0x40; // register base for channel 3 registers const unsignedint8 CH4_regs = 0x40; // register base for channel 4 registers const unsignedint8 CH5_regs = 0x50; // register base for channel 5 registers const unsignedint8 CH6_regs = 0x60; // register base for channel 6 registers const unsignedint8 CH6_regs = 0x60; // register base for channel 7 registers</pre>	
<pre>const unsignedint8 ch_SHRSRC = 0x09; // shared buffer source const unsignedint8 ch_SHRBEGH = 0x0A; // shared buffer beginning line const unsignedint8 ch_SHRBEGL = 0x0B; // const unsignedint8 ch_SHRENDH = 0x0C; // shared buffer end line const unsignedint8 ch_SHRENDH = 0x0C; // shared buffer end line const unsignedint8 ch_SHRENDL = 0x0D; // // MAX4455 channel register banks const unsignedint8 CH0_regs = 0x00; // register base for channel 0 registers const unsignedint8 CH1_regs = 0x10; // register base for channel 1 registers const unsignedint8 CH2_regs = 0x20; // register base for channel 2 registers const unsignedint8 CH3_regs = 0x30; // register base for channel 3 registers const unsignedint8 CH4_regs = 0x40; // register base for channel 4 registers const unsignedint8 CH5_regs = 0x50; // register base for channel 5 registers const unsignedint8 CH6_regs = 0x60; // register base for channel 6 registers const unsignedint8 CH6_regs = 0x70; // register base for channel 7 registers</pre>	
<pre>const unsignedint8 ch_SHRBEGH = 0x0A; // shared buffer beginning line const unsignedint8 ch_SHRBEGL = 0x0B; // const unsignedint8 ch_SHRENDH = 0x0C; // shared buffer end line const unsignedint8 ch_SHRENDL = 0x0D; // // MAX4455 channel register banks const unsignedint8 CH0_regs = 0x00; // register base for channel 0 registers const unsignedint8 CH1_regs = 0x10; // register base for channel 1 registers const unsignedint8 CH2_regs = 0x20; // register base for channel 2 registers const unsignedint8 CH3_regs = 0x30; // register base for channel 3 registers const unsignedint8 CH4_regs = 0x40; // register base for channel 4 registers const unsignedint8 CH5_regs = 0x50; // register base for channel 5 registers const unsignedint8 CH5_regs = 0x60; // register base for channel 6 registers const unsignedint8 CH6_regs = 0x60; // register base for channel 7 registers</pre>	const unsignedint8 ch_SHRSRC = 0x09; // shared buffer source
<pre>const unsignedint8 ch_SHRENDH = 0x0C; // shared buffer end line const unsignedint8 ch_SHRENDL = 0x0D; // // MAX4455 channel register banks const unsignedint8 CH0_regs = 0x00; // register base for channel 0 registers const unsignedint8 CH1_regs = 0x10; // register base for channel 1 registers const unsignedint8 CH2_regs = 0x20; // register base for channel 2 registers const unsignedint8 CH3_regs = 0x30; // register base for channel 3 registers const unsignedint8 CH4_regs = 0x40; // register base for channel 4 registers const unsignedint8 CH5_regs = 0x50; // register base for channel 5 registers const unsignedint8 CH6_regs = 0x60; // register base for channel 6 registers const unsignedint8 CH6_regs = 0x70; // register base for channel 7 registers</pre>	const unsignedint8 ch_SHRBEGH = 0x0A; // shared buffer beginning line
<pre>const unsignedint8 ch_SHRENDL = 0x0D; // // MAX4455 channel register banks const unsignedint8 CH0_regs = 0x00; // register base for channel 0 registers const unsignedint8 CH1_regs = 0x10; // register base for channel 1 registers const unsignedint8 CH2_regs = 0x20; // register base for channel 2 registers const unsignedint8 CH3_regs = 0x30; // register base for channel 3 registers const unsignedint8 CH4_regs = 0x40; // register base for channel 4 registers const unsignedint8 CH5_regs = 0x50; // register base for channel 5 registers const unsignedint8 CH6_regs = 0x60; // register base for channel 6 registers const unsignedint8 CH7_regs = 0x70; // register base for channel 7 registers</pre>	<pre>const unsignedint8 ch_SHRBEGL = 0x0B; //</pre>
<pre>// MAX4455 channel register banks const unsignedint8 CH0_regs = 0x00; // register base for channel 0 registers const unsignedint8 CH1_regs = 0x10; // register base for channel 1 registers const unsignedint8 CH2_regs = 0x20; // register base for channel 2 registers const unsignedint8 CH3_regs = 0x30; // register base for channel 3 registers const unsignedint8 CH4_regs = 0x40; // register base for channel 4 registers const unsignedint8 CH5_regs = 0x50; // register base for channel 5 registers const unsignedint8 CH6_regs = 0x60; // register base for channel 6 registers const unsignedint8 CH7_regs = 0x70; // register base for channel 7 registers</pre>	const unsignedint8 ch_SHRENDH = 0x0C; // shared buffer end line
const unsignedint8 CH0_regs= 0x00; // register base for channel 0 registersconst unsignedint8 CH1_regs= 0x10; // register base for channel 1 registersconst unsignedint8 CH2_regs= 0x20; // register base for channel 2 registersconst unsignedint8 CH3_regs= 0x30; // register base for channel 3 registersconst unsignedint8 CH4_regs= 0x40; // register base for channel 4 registersconst unsignedint8 CH5_regs= 0x50; // register base for channel 5 registersconst unsignedint8 CH6_regs= 0x60; // register base for channel 6 registersconst unsignedint8 CH6_regs= 0x70; // register base for channel 7 registers	<pre>const unsignedint8 ch_SHRENDL = 0x0D; //</pre>
const unsignedint8 CH1_regs= 0x10; // register base for channel 1 registersconst unsignedint8 CH2_regs= 0x20; // register base for channel 2 registersconst unsignedint8 CH3_regs= 0x30; // register base for channel 3 registersconst unsignedint8 CH4_regs= 0x40; // register base for channel 4 registersconst unsignedint8 CH5_regs= 0x50; // register base for channel 5 registersconst unsignedint8 CH6_regs= 0x60; // register base for channel 6 registersconst unsignedint8 CH7_regs= 0x70; // register base for channel 7 registers	// MAX4455 channel register banks
const unsignedint8 CH2_regs= 0x20; // register base for channel 2 registersconst unsignedint8 CH3_regs= 0x30; // register base for channel 3 registersconst unsignedint8 CH4_regs= 0x40; // register base for channel 4 registersconst unsignedint8 CH5_regs= 0x50; // register base for channel 5 registersconst unsignedint8 CH6_regs= 0x60; // register base for channel 6 registersconst unsignedint8 CH7_regs= 0x70; // register base for channel 7 registers	const unsignedint8 CH0_regs = 0x00; // register base for channel 0 registers
const unsignedint8 CH3_regs= 0x30; // register base for channel 3 registersconst unsignedint8 CH4_regs= 0x40; // register base for channel 4 registersconst unsignedint8 CH5_regs= 0x50; // register base for channel 5 registersconst unsignedint8 CH6_regs= 0x60; // register base for channel 6 registersconst unsignedint8 CH7_regs= 0x70; // register base for channel 7 registers	
const unsignedint8 CH4_regs= 0x40; // register base for channel 4 registersconst unsignedint8 CH5_regs= 0x50; // register base for channel 5 registersconst unsignedint8 CH6_regs= 0x60; // register base for channel 6 registersconst unsignedint8 CH7_regs= 0x70; // register base for channel 7 registers	
const unsignedint8 CH5_regs= 0x50; // register base for channel 5 registersconst unsignedint8 CH6_regs= 0x60; // register base for channel 6 registersconst unsignedint8 CH7_regs= 0x70; // register base for channel 7 registers	
<pre>const unsignedint8 CH6_regs = 0x60; // register base for channel 6 registers const unsignedint8 CH7_regs = 0x70; // register base for channel 7 registers</pre>	
const unsignedint8 CH7_regs = 0x70; // register base for channel 7 registers	
const unsignedint8 MWRITE_regs = 0x80; // register base for multi-channel write	
	const unsignedint8 MWRITE_regs = 0x80; // register base for multi-channel write

Listing 1. Constant Definitions (continued)

// MAX4455 all-channel registers
const unsignedint8 LOSALL = 0x85; // loss of sync { CH7 CH6 CH5 CH4 CH3 CH2 CH1 CH0 }
const unsignedint8 LOSALL_CH7 = 0x80;
const unsignedint8 LOSALL_CH6 = 0x40;
const unsignedint8 LOSALL_CH5 = 0x20;
const unsignedint8 LOSALL_CH4 = 0x10;
const unsignedint8 LOSALL_CH3 = 0x08;
const unsignedint8 LOSALL_CH2 = 0x04;
const unsignedint8 LOSALL_CH1 = 0x02;
<pre>const unsignedint8 LOSALL_CH0 = 0x01;</pre>
const unsignedint8 MWRITE = 0x86; // multiple write { CH7 CH6 CH5 CH4 CH3 CH2 CH1 CH0 }
const unsignedint8 MWRITE_CH7 = 0x80;
const unsignedint8 MWRITE_CH6 = 0x40;
const unsignedint8 MWRITE_CH5 = 0x20;
const unsignedint8 MWRITE_CH4 = 0x10;
const unsignedint8 MWRITE_CH3 = 0x08;
const unsignedint8 MWRITE_CH2 = 0x04;
<pre>const unsignedint8 MWRITE_CH1 = 0x02;</pre>
<pre>const unsignedint8 MWRITE_CH0 = 0x01;</pre>
const unsignedint8 CONTROL = 0x87; // auto-increment for MWRITE { 0 0 0 VINC HINC 0 0 0 }
const unsigned int8 CONTROL_VINC = 0x10;
const unsigned int8 CONTROL_HINC = 0x08;

Listing 2. Low-Level Register Access

//-----// Example code: low-level register access.

// The MAX4455 Evaluation Software uses a bidirectional parallel port under windows.
// Practical applications should use a microprocessor memory or I/O bus.

// User-defined subroutine to wait until READY/BUSY signal is READY.
// Return false if the BUSY signal seems to be stuck low.
extern bool Wait_Until_Ready(void);

// User-defined subroutines to read and write the host data bus
extern void Set_Data(int value);
extern int Get_Data(void);

// User-defined subroutine to write the host control lines
extern void Set_Control(int value);

// Example control bus state values.

#define	ADDR	0x80
#define	DATA	0x00
#define	WR_low	0x00
#define	WR_high	0x40
#define	RD_low	0x00
#define	RD_high	0x20
#define	CS	0x01

// Control bus state when writing a MAX4455 register address
unsigned char ucCtrl8_Addr_Wr = ADDR | WR_low | RD_high | CS;

// Control bus state when idle after writing address
unsigned char ucCtrl8_Addr_Idle = ADDR | WR_high | RD_high | CS;

// Control bus state when writing MAX4455 register data
unsigned char ucCtrl8_Data_Wr = DATA | WR_low | RD_high | CS;

// Control bus state when reading MAX4455 register data
unsigned char ucCtrl8_Data_Rd = ADDR | WR_high | RD_low | CS;

// Control bus state when idle after reading or writing data
unsigned char ucCtrl8_Data_Idle = ADDR | WR_high | RD_high | CS;

Listing 2. Low-Level Register Access (continued)

```
bool Try_DUT_Register_Write(const int addr8, const int data8)
{
        if (Wait_Until_Ready() == false) return false;
        Set_Control(ucCtrl8_Addr_Wr);
        Set_Data(addr8);
        Set_Control(ucCtrl8_Addr_Idle);
        if (Wait_Until_Ready() == false) return false;
        Set_Control(ucCtrl8_Data_Wr);
        Set_Data(data8);
        Set_Control(ucCtrl8_Data_Idle);
        return true;
}
bool Try_DUT_Register_Read(const int addr8, int* ptrdata)
{
        int ucdata8;
        if (Wait_Until_Ready() == false) return false;
        Set_Control(ucCtrl8_Addr_Wr);
        Set_Data(addr8);
        Set_Control(ucCtrl8_Addr_Idle);
        if (Wait_Until_Ready() == false) return false;
        Set_Control(ucCtrl8_Data_Rd);
        ucdata8 = Get_Data();
        Set_Control(ucCtrl8_Data_Idle);
        (*ptrdata) = ucdata8;
        return true;
}
```

MAX4455

//-----

MAX4455

Listing 3. Horizontal Line Draw

_____ //----// Example code: Drawing a horizontal line. // External definitions required for: // Read_Register // Write_Register //-----// Drawing primitives for On-Screen Display memory // Draw a line in the OSDEVKIT's display memory. void osd_hline (int ch_base, int xleft, int xright, int y) { // In the STATUS register, set HINC=1 and clear VINC=0 unsigned __int8 status = Read_Register(ch_base | ch_STATUS); status &=~ ch_STATUS_VINC; status |= ch_STATUS_HINC; Write_Register(ch_base | ch_STATUS, status); unsigned char line1 = y & 0xff; unsigned char line1 = y & Ox10) >> 8; unsigned char lineh = (y & Ox100) >> 8; Write_Register(ch_base | ch_QPLINEH, lineh); Write_Register(ch_base | ch_QPLINEL, linel); unsigned char horiz = (int) (floor(xleft / 4.0 + 0.5)) & 0xff; Write_Register(ch_base | ch_QPHORIZ, horiz); int width = xright - xleft; width = (int) (floor(width / 4.0 + 0.5)); while(width-- > 0) { // Under Windows, be a good citizen and service the message quque. Application->ProcessMessages(); if (Application->Terminated) break; Write Register (ch base | ch COMMAND, ch COMMAND WRITE); } }

M/IXI/M

Listing 4. Rectangle Block Copy

-----11. // Example code: Copying a block from host memory to the on-screen display. // External definitions required for: // Read Register // Write_Register // get_quadpixels (x, y, nybble_3, nybble_2, nybble_1, nybble_0); 11___ // Copy a rectangular area from PC memory to the On Screen Display memory // Registers affected: ch_STATUS, ch_QPH, ch_QPL, ch_QPLINEH, ch_QPLINEL, ch_QPHORIZ ł // In the STATUS register, set HINC=1 and clear VINC=0 unsigned __int8 status = Read_Register(ch_base | ch_STATUS); status &=~ ch_STATUS_VINC; status |= ch_STATUS_HINC; Write_Register(ch_base | ch_STATUS, status); // Make sure that xleft and xright are on quad pixel boundaries xleft = (int) (floor(xleft / 4.0 + 0.5)) * 4; xright = (int) (floor(xright / 4.0 + 0.5) + 1) * 4; for (int y = ytop; y <= ybottom; y++) {</pre> // Under Windows, be a good citizen and service the message quque. Application->ProcessMessages(); if (Application->Terminated) return; unsigned char linel = y & 0xff; unsigned char lineh = (y & 0x100) >> 8; Write_Register(ch_base | ch_OPLINEH, lineh); Write_Register(ch_base | ch_OPLINEL, linel); unsigned char horiz = (int) (floor(xleft / 4.0 + 0.5)) & 0xff; Write_Register(ch_base | ch_QPHORIZ, horiz); for (int x = x = x + 4) { // In the MAX4455 Evaluation Software, // the picture is copied from the host's screen. // A real application would replace win_get_guadpixels with // an application-specific data generating routine. int nybble_3, nybble_2, nybble_1, nybble_0; get_quadpixels (x, y, nybble_3, nybble_2, nybble_1, nybble_0); unsigned __int8 qph = nybble_3 * 0x10 + nybble_2; unsigned __int8 qpl = nybble_1 * 0x10 + nybble_0; Write_Register(ch_base ch_QPH, qph); Write_Register(ch_base | ch_QPL, gpl); Write_Register(ch_base | ch_COMMAND, ch_COMMAND_WRITE); } }

M/IXI/N

MAX4455

Listing 5. Converting RGB to 4-Bit Gray Scale

```
//-----
//-----
// Example code: converting RGB values to 4-bit key+luma control value.
//-----
// convert TColor (RGB) to a 4-bit color value for the MAX4455
//
// This 4-bit value controls OSDFILL and OSDKEY as follows:
//
11
      0000
              transparent
//
     0001
              black
//
     0010
             lighter black
11
     0111
             medium gray
11
      1110
             lightest gray
//
      1111
             white
//
//
      The RGB equations are based on Keith Jack's book,
11
      Video Demystified, chapter 3, "Color Spaces",
//
      which is copyright 2001 LLH Technology Publishing.
//
      ISBN: 1-878707-56-6
//
      URL: http://www.video-demystified.com/
11
unsigned __int8 RGB_To_OSDFILL(TColor color)
{
         unsigned __int8 osd_control_value;
if (color == clTransparent) {
                   osd control value = 0;
                                                                // transparent
         } else {
                  // convert TColor into red, green, blue values in the range 0..255
                  unsigned __int8 red = (color >> 0) & 0xFF;
unsigned __int8 green = (color >> 8U) & 0xFFU;
                   unsigned __int8 blue = (color >> 16U) & 0xFFU;
                  const double ar = 0.299, ag = 0.587, ab = 0.114, offset = 0;
double luma = ar * red + ag * green + ab * blue + offset;
                  // maximum luma value is 255
                   unsigned __int8 greyscale_nybble = ((luma * 16.0) / 256) + 0.5;
                   if (greyscale_nybble > 15+1) {
                            greyscale_nybble = 15+1;
                                                                          // white limit
                   if (greyscale_nybble < 1+1) {</pre>
                                                                         // black limit
                            greyscale_nybble = 1+1;
                   3
                   osd_control_value = greyscale_nybble - 1;
         return osd_control_value;
}
```





Figure 13. Example of OSD Memory Sharing

Chip Information


MAX4455

TRANSISTOR COUNT: 197,669 PROCESS: CMOS



Package Information

(The package drawing(s) in this data sheet may not reflect the most current specifications. For the latest package outline information, go to <u>www.maxim-ic.com/packages</u>.)



Package Information (continued)

(The package drawing(s) in this data sheet may not reflect the most current specifications. For the latest package outline information, go to <u>www.maxim-ic.com/packages</u>.)

NDTES

MAX4455

- 1. ALL DIMENSIONING AND TOLERANCING CONFORM TO ASME Y14.5M-1994.
- 2. DATUM PLANE H LOCATED AT MOLD PARTING LINE AND COINCIDENT WITH LEAD, WHERE LEAD EXITS PLASTIC BODY AT BOTTOM OF PARTING LINE.
- 3. DATUM A-B AND D TO BE DETERMINED AT CENTERLINE BETWEEN LEADS WHERE LEADS EXITS PLASTIC BODY AT DATUM PLANE H.
- A. TO BE DETERMINED AT SEATING PLANE C
- DIMENSIONS D1 AND E1 DO NOT INCLUDE MOLD PROTRUSION. ALLOWABLE MOLD PROTRUSION IS 0.254mm ON D1 AND E1 DIMENSIONS.
- 6. "N" IS THE TOTAL NUMBER OF TERMINALS.
- THESE DIMENSIONS TO BE DETERMINED AT DATUM PLANE
- 8. THE TOP OF PACKAGE IS SMALLER THAN THE BOTTOM OF PACKAGE BY 0.15mm.
- DIMENSIONS & DOES NOT INCLUDE DAMBAR PROTRUSION. ALLOWABLE DAMBAR PROTRUSION SHALL BE 0.08mm TOTAL IN EXCESS OF THE & DIMENSION AT MAXIMUM MATERIAL CONDITION. DAMBAR CANNOT BE LOCATED ON THE LOWER RADIUS OR THE FOOT.
- 10. CONTROLLING DIMENSION: MILLIMETER
- 11. MAXIMUM ALLOWABLE DIE THICKNESS TO BE ASSEMBLED IN THIS PACKAGE FAMILY IS 0.50mm.
- 12. THIS OUTLINE IS NOT YET JEDEC REGISTERED.
- A1 IS DEFINED AS THE DISTANCE FROM THE SEATING PLANE TO THE LOWEST POINT OF THE PACKAGE BODY.
- 14. EXPOSED DIE PAD SHALL BE COPLANAR WITH BOTTOM OF PACKAGE WITHIN 0.05mm.

- 15. METAL AREA OF EXPOSED DIE PAD SHALL BE WITHIN 0.30mm OF THE NOMINAL DIE PAD SIZE.
- 16. COUNTRY OF ORIGIN MUST BE MARKED ON THE PACKAGE.

Sy M B L	ALL DIMENSIONS ARE IN MILLIMETERS					
%[MIN.	MIN. NDM. MAX.		NDTES		
A	N e	~~	1.20			
A ₁	0.05	r X	0.15	13		
Ag	0.95	1.00	1.05			
D		4				
D1		7,8				
Ε		4				
E1	14.00 BSC.			7,8		
L	0.45	0.60	0.75			
N	100					
e	0.50 BSC.					
ю	0.17	0.22	0.27	9		
b1	0.17	0.20	0.23			
ccc	k	ry X	0.08			
ddd	K.	r.	0.08			

EXPOSED PAD VARIATIONS						
	D2		E2			
PKG. CODE	MIN.	NDM.	MAX.	MIN.	NDM.	MAX.
C100E-2	7.7	8.0	8.3	7.7	8.0	8.3
C100E-3	6.2	6.5	6.8	6.2	6.5	6.8
C100E-6	4.7	5.0	5.3	4.7	5.0	5.3



Maxim cannot assume responsibility for use of any circuitry other than circuitry entirely embodied in a Maxim product. No circuit patent licenses are implied. Maxim reserves the right to change the circuitry and specifications without notice at any time.

30

 $_$ Maxim Integrated Products, 120 San Gabriel Drive, Sunnyvale, CA $\,$ 94086 408-737-7600 $\,$

© 2003 Maxim Integrated Products

Printed USA

MAXIM is a registered trademark of Maxim Integrated Products.