

Click here to ask an associate for production status of specific part numbers.

2Ω, Quad, SPST, CMOS Analog Switches

MAX4677/MAX4678/ **MAX4679**

General Description

The MAX4677/MAX4678/MAX4679 guad analog switches feature 1.6Ω max on-resistance (R_{ON}) when operating from a dual ±5V supply. RON is matched between channels to 0.3Ω max and is flat $(0.4\Omega$ max) over the specified signal range. Each switch can handle Rail-to-Rail® analog signals. Off-leakage current is 0.1nA at +25°C. These switches are ideal in low-distortion applications and are the preferred solution over mechanical relays in automated test equipment. They have low power requirements, require less board space, and are more reliable than mechanical relays.

The MAX4677 has four normally closed (NC) switches, and the MAX4678 has four normally open (NO) switches. The MAX4679 has two NC and two NO switches and features guaranteed break-before-make switching.

The MAX4677/MAX4678/MAX4679 operate from either a single +2.7V to +11V or dual ±2.7V to ±5.5V supplies, making them ideal for use in digital card applications and single-ended 75Ω systems.

These devices feature a separate logic supply input that operates from +2.7V to V+, allowing independent logic and analog supplies.

Applications

- Reed Relay Replacement
- Test Equipment
- Communications Systems
- Audio Signal Routing
- Avionics
- ADC Systems
- Data-Acquisition Systems
- PBX/PABX Systems

Features


- On-Resistance 1.6Ω max
- On-Resistance Flatness 0.4Ω max
- On-Resistance Matching 0.3Ω max
- Dual ±2.7V to ±5.5V or Single +2.7V to +11V Supply Range
- TTL/CMOS-Logic Compatible
- Crosstalk -84dB at 1MHz
- Off-Isolation -65dB at 1MHz
- -3dB Bandwidth: 66MHz
- Rail-to-Rail Signal Range

Ordering Information

PART	TEMP. RANGE	PIN-PACKAGE
MAX4677EUE	-40°C to +85°C	16 TSSOP
MAX4677EPE	-40°C to +85°C	16 DIP
MAX4678EUE	-40°C to +85°C	16 TSSOP
MAX4678EPE	-40°C to +85°C	16 DIP
MAX4679EUE	-40°C to +85°C	16 TSSOP
MAX4679EPE	-40°C to +85°C	16 DIP

Rail-to-Rail is a registered trademark of Nippon Motorola, Ltd.

Pin Configurations/Functional Diagrams/Truth Tables



19-1713; Rev 1; 4/21

$2\Omega,\, \text{Quad},\, \text{SPST},\, \text{CMOS}\, \text{Analog}\, \, \text{Switches}$

Absolute Maximum Ratings

V+ to GND	0.3V to +12V
V- to GND	+0.3V to -12V
V+ to V	+12V
V _I , IN to GND (Note 1)	0.3V to (V+ + 0.3V)
V _{COM} , V _{NC} , V _{NO} (Note 1)	V- to V+
Current (any terminal)	
Continuous Current (COM, NC, NO)	±100mA
Peak Current (COM , NC , NO	
pulsed at 1ms 10% duty cycle)	±200mA

Continuous Power Dissipation ($T_A = \frac{1}{2}$	+70°C)
16-Pin Plastic DIP (derate 10.5mW/	°C above +70°C)842mW
16-Pin TSSOP (derate 5.7mW/°C at	oove +70°C)457mW
Operating Temperature Range	40°C to +85°C
Storage Temperature Range	65°C to +150°C
Junction Temperature	+150°C
Lead Temperature (soldering, 10s)	+300°C

Note 1: Package thermal resistances were obtained using the method described in JEDEC specification JESD51-7, using a four-layer board. For detailed information on package thermal considerations, refer to www.maximintegrated.com/thermal-tutorial.

Stresses beyond those listed under "Absolute Maximum Ratings" may cause permanent damage to the device. These are stress ratings only, and functional operation of the device at these or any other conditions beyond those indicated in the operational sections of the specifications is not implied. Exposure to absolute maximum rating conditions for extended periods may affect device reliability.

Electrical Characteristics-Dual Supplies

 $(V+ = +5V \pm 10\%, V- = -5V \pm 10\%, V_L = +2.7V \text{ to } V+, \text{GND} = 0, V_{IH} = +2.4V, V_{IL} = +0.8V, T_A = T_{MIN} \text{ to } T_{MAX}, \text{ unless otherwise noted.}$ Typical values are at $T_A = +25$ °C.) (Note 2)

PARAMETER	SYMBOL	CONDITIONS		MIN	TYP	MAX	UNITS	
ANALOG SWITCH								
Input Voltage Range	V _{COM_} , V _{NO_} , V _{NC_}			V-		V+	V	
On Registance	D	V+ = 4.5V, V- = -4.5V,	T _A = +25°C		1.2	1.6		
On-Resistance	R _{ON}	I _{COM} _ = 50mA, V _{NO} _ or V _{NC} _ = ±3.3V	$T_A = T_{MIN}$ to T_{MAX}			2	Ω	
On-Resistance Match		V+ = 4.5V, V- = -4.5V,	T _A = +25°C		0.2	0.3		
Between Channels (Note 3)	ΔR _{ON}	I_{COM} = 50mA, V_{NO} or V_{NC} = ±3.3V	$T_A = T_{MIN}$ to T_{MAX}			0.5	Ω	
On-Resistance Flatness		V+ = 4.5V, V- = -4.5V,	T _A = +25°C		0.2	0.4		
(Note 4)		I_{COM} = 50mA, V_{NO} or V_{NC} = ±3.3V, 0	$T_A = T_{MIN}$ to T_{MAX}			0.5	Ω	
NC_ or NO_ Off-Leakage Current (Note 5)	I _{N_(OFF)}	V+ = +5.5V, V- = -5.5V, V _{NO_} or V _{NC_} = ±4.5V, V _{COM_} = +4.5V	T _A = +25°C	-1	0.1	1	nA	
			$T_A = T_{MIN}$ to T_{MAX}	-10		10		
COM_ Off-Leakage	ICOM_(OFF)	V+ = +5.5V, V- = -5.5V, V _{NO_} or V _{NC_} = ±4.5V, V _{COM_} = +4.5V	T _A = +25°C	-1	0.1	1		
Current (Note 5)			$T_A = T_{MIN}$ to T_{MAX}	-10		10	nA	
COM_ On-Leakage		V+ = +5.5V, V- = -5.5V, V _{COM} = ±4.5V,	T _A = +25°C	-2	0.2	2	nA	
Current (Note 5)	ICOM_(ON)	V_{NO} or V_{NC} = ±4.5V or floating	$T_A = T_{MIN}$ to T_{MAX}	-25		25	T NA	
LOGIC INPUT								
Input Logic High	V _{IH}	V _L = V+		2.4			V	
Input Logic Low	V _{IL}	V _L = V+				0.8	V	
Input Leakage Current	I _{IN}	V _L = V+		-1	0.005	1	μA	

Electrical Characteristics-Dual Supplies (continued)

(V+ = +5V \pm 10%, V- = -5V \pm 10%, V_L = +2.7V to V+, GND = 0, V_{IH} = +2.4V, V_{IL} = +0.8V, T_A = T_{MIN} to T_{MAX}, unless otherwise noted. Typical values are at T_A = +25°C.) (Note 2)

PARAMETER	SYMBOL	CONDITIONS		MIN	TYP	MAX	UNITS
POWER SUPPLY		,					
Positive Supply Voltage	V+			+2.7		+5.5	V
Negative Supply Voltage	V-			-2.7		-5.5	V
Logic Supply Voltage	VL			2.7		V+	V
Positive Supply Current	+	IN_ = GND or V _L			0.001	1	μA
Negative Supply Current	l-	IN_ = GND or V _L				-1	μA
Logic Supply Current	ΙL	IN_ = GND or V _L				1	μA
Ground Current	I _{GND}	IN_ = 0 or V+, V+ = 5.5V, V	V- = -5.5V			1	μA
DYNAMIC							
T 0 T	4	$V_{+} = +4.5V, V_{-} = -4.5V,$ V_{NC} or $V_{NO} = \pm 3.3V,$ $V_{L} = V_{+}$, Figure 2	T _A = +25°C		200	350	ns
Turn-On Time	ION		$T_A = T_{MIN}$ to T_{MAX}			500	
T 0%T		V+ = +4.5V, V- = -4.5V,	T _A = +25°C		110	150	
Turn-Off Time	t_{OFF} V_{NC} or V_{NO} = ±3. V_L = V+, Figure 2	V_{NC} or V_{NO} = ±3.3V, V_{L} = V+, Figure 2	$T_A = T_{MIN}$ to T_{MAX}			350	- ns
Break-Before-Make Delay	t _{BBM}	Figure 3, MAX4679 only, F	$R_L = 300\Omega, C_L = 35pF$	5			ns
Charge Injection	Q	R _{GEN} = 0, C _L = 1nF, V _{GEN}	N = 0, Figure 4		85		рС
Off-Isolation	V_{ISO}	$R_L = 50\Omega$, $C_L = 5pF$, $f = 1M$	ИНz, Figure 5a		-65		dB
Crosstalk		$R_L = 50\Omega$, $C_L = 5pF$, $f = 1M$		-84		dB	
-3dB Bandwidth	BW	$R_S = 50\Omega$, $R_L = 50\Omega$, Figure 7a			66		MHz
NC or NO Off- Capacitance	C _(N_OFF)	f = 1MHz, Figure 8a			85		pF
COM Off-Capacitance	C _(COMOFF)	f = 1MHz, Figure 8a			85		pF
On-Capacitance	C _(ON)	f = 1MHz, Figure 8b			350		pF

Electrical Characteristics-Single Supply

(V+ = +5V ±10%, V- = 0, V_L = +2.7V to V+, GND = 0, V_{IH} = +2.4V, V_{IL} = +0.8V, T_A = T_{MIN} to T_{MAX} , unless otherwise noted. Typical values are at T_A = +25°C.) (Note 2)

PARAMETER	SYMBOL	CONDITIONS		MIN	TYP	MAX	UNITS
ANALOG SWITCH	1			-			
Input Voltage Range	V _{COM_} , V _{NO_} , V _{NC_}			0		V+	V
On Desistance		V+ = +4.5V, I _{COM} _ =	T _A = +25°C		1.8	2.7	Ω
On-Resistance	R _{ON}	50mA, V _{NO} or V _{NC} = 3.3V	$T_A = T_{MIN}$ to T_{MAX}			3.5	
On-Resistance Match	_	V+ = +4.5V, I _{COM} _ =	T _A = +25°C		0.05	0.15	_
Between Channels (Note 3)	ΔR _{ON}	50mA, V _{NO} or V _{NC} = 3.3V	$T_A = T_{MIN}$ to T_{MAX}			0.3	Ω
On-Resistance		V+ = +4.5V, I _{COM} _ =	T _A = +25°C		0.15	0.25	
Flatness (Note 4)	R _{FLAT}	50mA, V _{NO} or V _{NC} = 3.3V, 1.5V	$T_A = T_{MIN}$ to T_{MAX}			0.4	Ω
NC_ or NO_ Off-	IN (055)	V+ = +5.5V;	T _A = +25°C	-1	0.1	1	
Leakage Current (Note 5)	IN_(OFF)	V_{NO} or V_{NC} = 4.5V, 1V; V_{COM} = 1V, 4.5V	$T_A = T_{MIN}$ to T_{MAX}	-10	_	10	nA
COM Off-Leakage		V+ = +5.5V;	T _A = +25°C	-1	0.1	1	
Current (Note 5)	ICOM_(OFF)	V_{NO} or V_{NC} = 4.5V, 1V; V_{COM} = 1V, 4.5V	$T_A = T_{MIN}$ to T_{MAX}	-10		10	nA
COM_ On-Leakage Current (Note 5)		V+ = +5.5V; V _{COM} = 1V, 4.5V; V _{NO} or V _{NC} = 1V, 4.5V, or floating	T _A = +25°C	-2	0.2	2	nA
	COM_(ON)		$T_A = T_{MIN}$ to T_{MAX}	-25		25	
LOGIC INPUT	'			-			
Input Low Voltage	V _{IL}	V _L = V+				0.8	V
Input High Voltage	V _{IH}	V _L = V+	V _L = V+				V
Input Leakage Current	I _{IN}	V _L = V+		-1	0.005	1	μA
POWER SUPPLY							
Positive Supply Voltage	V+			2.7		6	V
Logic Supply Voltage	VL			2.7		V+	V
Positive Supply Current	l+	V_{IN} = 0 or V_L , V_L = V+			1	1	μA
Logic Supply Current	Ι <u></u>	V _{IN} = 0 or V _L , V+ = 5.5V	1			1	μA
Ground Current	I _{GND}	V _{IN} = 0 or V _L , V+ = 5.5V	1		1	10	μA
DYNAMIC	1	_		1			
Turn-On Time	V_{NC} or $V_{NO} = 3.3V_{NC}$	$V_L = V_{+}, V_{+} = +4.5V;$ $V_{NIC} \text{ or } V_{NIC} = 3.3V.$	T _A = +25°C		600	1000	no
		$R_L = 300\Omega, C_L = 35pF,$	$T_A = T_{MIN}$ to T_{MAX}			1400	- ns
Turn Off Time -		V _L = V+, V+ = +4.5V; V _{NC} or V _{NO} = 3.3V,	T _A = +25°C		120	165	
Turn-Off Time	$R_L = 30$	$R_L = 300\Omega$, $C_L = 35pF$, Figure 2	$T_A = T_{MIN}$ to T_{MAX}			400	ns

Electrical Characteristics—Single Supply (continued)

 $(V+=+5V\pm10\%,\ V-=0,\ V_L=+2.7V\ to\ V+,\ GND=0,\ V_{IH}=+2.4V,\ V_{IL}=+0.8V,\ T_A=T_{MIN}\ to\ T_{MAX},\ unless\ otherwise\ noted.$ Typical values are at $T_A = +25^{\circ}C$.) (Note 2)

PARAMETER	SYMBOL	CONDITIONS	MIN	TYP	MAX	UNITS
Break-Before- Make Delay	t _{BBM}	MAX4679 only, R_L = 300Ω, C_L = 35pF, Figure 3	5			ns
Charge Injection	Q	R _{GEN} = 0, C _L = 1nF, V _{GEN} = 0, Figure 4		9		рC
Off-Isolation	V _{ISO}	$R_L = 50\Omega$, $C_L = 5pF$, $f = 1MHz$, Figure 5b		-65		dB
Crosstalk		R _L = 50Ω, C _L = 5pF, f = 1MHz, Figure 6b		-84		dB
-3dB Bandwidth	BW	R_S = 50Ω, R_L = 50Ω, Figure 7b		63		MHz
NC or NO Off- Capacitance	C _(N_OFF)	f = 1MHz, Figure 8a		85		pF
COM Off-Capacitance	C _(COMOFF)	f = 1MHz, Figure 8a		85		pF
On-Capacitance	C _(ON)	f = 1MHz, Figure 8b		350		pF

Note 2: The algebraic convention, where the most negative value is a minimum and the most positive value a maximum, is used in this data sheet.


Note 3: $\Delta R_{ON} = R_{ON(MAX)} - R_{ON(MIN)}$


Note 4: Flatness is defined as the difference between the maximum and minimum value of on-resistance as measured over the specified analog signal ranges.


Note 5: Leakage parameters are 100% tested at maximum-rated hot operating temperature and the highest supply voltage, and guaranteed by correlation at +25°C.

Typical Operating Characteristics

 $(T_A = +25^{\circ}C, \text{ unless otherwise noted.})$











Typical Operating Characteristics (continued)


(T_A = +25°C, unless otherwise noted.)






















Typical Operating Characteristics (continued)

(T_A = +25°C, unless otherwise noted.)





Pin Description

	PIN			FUNCTION
MAX4677	MAX4678	MAX4679	NAME	FUNCTION
1, 8, 9, 16	1, 8, 9, 16	1, 8, 9, 16	IN1, IN2, IN3, IN4	Logic Inputs
2, 7, 10, 15	2, 7, 10, 15	2, 7, 10, 15	COM1, COM2, COM3, COM4	Analog Switch Common Terminals
3, 6, 11, 14	_	_	NC1, NC2, NC3, NC4	Analog Switch Normally Closed Terminals
_	3, 6, 11, 14	_	NO1, NO2, NO3, NO4	Analog Switch Normally Open Terminals
_	_	3, 6	NO1, NO4	Analog Switch Normally Open Terminals
_	_	11, 14	NC2, NC3	Analog Switch Normally Closed Terminals
4	4	4	V-	Negative Supply-Voltage Input. Connect to GND for single-supply operation.
5	5	5	GND	Ground
12	12	12	VL	Logic Supply Input
13	13	13	V+	Positive Supply Input

Applications Information

Overvoltage Protection

Proper power-supply sequencing is recommended for all CMOS devices. Do not exceed the absolute maximum ratings because stresses beyond the listed ratings can cause permanent damage to the devices. Always sequence V+ on first, then V-, then V_L followed by the logic inputs, NO_, NC_, or COM. If proper power-supply sequencing is not possible, add two small signal diodes (D1, D2) in series with the supply pins, and a Schottky diode between V+ and V_L for overvoltage protection (Figure 1). Adding diodes reduces the analog signal range to one diode drop below V+ and one diode drop above V-, but does not affect the devices' low switch resistance and low leakage characteristics. Device operation is unchanged, and the difference between V+ and V- should not exceed 11V.

Power-supply bypassing improves noise margin and prevents switching noise from propagating from the V+ upply to other components. A $0.1\mu F$ capacitor connected from V+ to GND is adequate for most applications.




Figure 1. Overvoltage Protection Using External Blocking Diodes




Figure 2. Switching Time




Figure 3. Break-Before-Make Interval (MAX4679 Only)




Figure 4. Charge Injection




Figure 5a. Off-Isolation Test Circuit, Dual Supplies




Figure 5b. Off-Isolation Test Circuit, Single Supply




Figure 6a. Crosstalk Test Circuit, Dual Supplies




Figure 6b. Crosstalk Test Circuit, Single Supply




Figure 7a. Insertion Loss Test Circuit, Dual Supplies




Figure 7b. Insertion Loss Test Circuit, Single Supply




Figure 8a. Channel Off-Capacitance




Figure 8b. Channel On-Capacitance


Chip Information

TRANSISTOR COUNT: 240

PROCESS: CMOS

Package Information

For the latest package outline information and land patterns (footprints), go to www.maximintegrated.com/packages. Note that a "+", "#", or "-" in the package code indicates RoHS status only. Package drawings may show a different suffix character, but the drawing pertains to the package regardless of RoHS status.



2Ω, Quad, SPST, CMOS Analog Switches

Revision History

REVISION NUMBER	REVISION DATE	DESCRIPTION	PAGES CHANGED
0	4/00	Initial release	_
1	4/21	Added Figure 8a and Figure 8b	11, 12