## Two-Switch Power ICs with Integrated Power MOSFETs and Hot-Swap Controller

## General Description

The MAX5042/MAX5043 isolated multimode PWM power ICs feature integrated switching power MOSFETs connected in a voltage-clamped, two-transistor, power-circuit configuration. These devices operate from a wide 20 V to 76 V input voltage range. The MAX5042 includes a hotswap controller for use with an external power MOSFET to limit inrush current for applications where the power supply is plugged into a live power backplane. The MAX5043 does not include a hot-swap controller.
The voltage-clamped power topology of the MAX5042/ MAX5043 enables full recovery of stored magnetizing and leakage inductive energy for enhanced efficiency and reliability. Operating at up to 500 kHz switching frequency, these devices provide up to 50W of output power. The MAX5042/MAX5043 allow the implementation of both forward and flyback voltage or current-mode converter topologies. A dedicated latched external shutdown provides protection in addition to internal thermal shutdown.
The MAX5042/MAX5043 achieve higher efficiency when used with secondary-side synchronous rectification. These devices generate a look-ahead signal for driving secondary-side synchronous rectifiers.
The MAX5042/MAX5043 are rated for operation over the $-40^{\circ} \mathrm{C}$ to $+125^{\circ} \mathrm{C}$ and $-40^{\circ} \mathrm{C}$ to $+85^{\circ} \mathrm{C}$ temperature range, respectively, and are available in a small surface-mount 56-pin TQFN package.
Warning: The MAX5042/MAX5043 are designed to work with high voltages. Exercise caution.

## Applications

- High-Efficiency Telecom/Datacom Power Supplies
- Router/Switch Cards with 48V Backplane Power Systems
- Servers with 48V Backplane Power Systems
- xDSL Line Cards
- xDSL Line-Driver Power Supplies
- Distributed Power Systems with 48 V Bus
- Power-Supply Modules


## Pin Configurations appear at end of data sheet.

## Features

- Reliable Single-Stage Clamped Two-Switch Power ICs for High Efficiency
- No Reset Winding Required
- Up to 50W Output Power
- Integrated High-Voltage $75 \mathrm{~m} \Omega$ Power MOSFETs
- 20 V to 76 V Wide Input Voltage Range
- Feed-Forward Voltage or Current-Mode Control
- Programmable Brownout Undervoltage Lockout
- Integrated Current Signal Amplifier for HighEfficiency, Current-Mode Control
- Internal Overtemperature Shutdown
- Indefinite Short-Circuit Protection
- Integrated Thermally Protected High-Voltage Startup Linear Regulator
- Integrated Hot-Swap Controller (MAX5042)
- Integrated Look-Ahead Signal Output Drives HighSpeed Optocoupler for Secondary-Side Synchronous Rectification
- >90\% Efficiency with Synchronous Rectification
- Up to 500 kHz Switching Frequency
- High-Power, Small-Footprint 56-Pin Thermally Enhanced TQFN Package


## Ordering Information

| PART | TEMP RANGE | PIN-PACKAGE |
| :---: | :---: | :--- |
| MAX5042ATN | $-40^{\circ} \mathrm{C}$ to $+125^{\circ} \mathrm{C}$ | 56 TQFN |
| MAX5043ETN | $-40^{\circ} \mathrm{C}$ to $+85^{\circ} \mathrm{C}$ | 56 TQFN |

## Selector Guide

| PART | DESCRIPTION |
| :---: | :--- |
| MAX5042 | Two-Switch Power IC with Integrated Power <br> MOSFETs and Hot-Swap Controller for <br> Isolated Power Supplies |
| MAX5043 | Two-Switch Power IC with Integrated Power <br> MOSFETs for Isolated Power Supplies |

## Two-Switch Power ICs with Integrated Power MOSFETs and Hot-Swap Controller



## Package Thermal Characteristics (Note 1) <br> TQFN

Junction-to-Ambient Thermal Resistance ( $\theta_{\mathrm{JA}}$ ) .......... $21^{\circ} \mathrm{C} / \mathrm{W}$
Note 1: Package thermal resistances were obtained using the method described in JEDEC specification JESD51-7, using a four-layer board. For detailed information on package thermal considerations, refer to www.maximintegrated.com/thermal-tutorial.
Stresses beyond those listed under "Absolute Maximum Ratings" may cause permanent damage to the device. These are stress ratings only, and functional operation of the device at these or any other conditions beyond those indicated in the operational sections of the specifications is not implied. Exposure to absolute maximum rating conditions for extended periods may affect device reliability.

## Absolute Maximum Ratings Diagram



## Electrical Characteristics

$\left(V_{\text {POSINPWM }}=20 \mathrm{~V}\right.$ to $76 \mathrm{~V}, \mathrm{~V}_{\text {REG15 }}=18 \mathrm{~V}, \mathrm{C}_{\text {REG15 }}=4.7 \mu \mathrm{~F}, \mathrm{C}_{\text {REG } 9}=1 \mu \mathrm{~F}, \mathrm{C}_{\text {REG } 5}=1 \mu \mathrm{~F}, \mathrm{R}_{\mathrm{RCOSC}}=24 \mathrm{k} \Omega, \mathrm{C}_{\mathrm{RCOSC}}=100 \mathrm{pF}, \mathrm{C}_{\mathrm{BST}}$ $=0.22 \mu \mathrm{~F}, \mathrm{R}_{\mathrm{DRVDEL}}=10 \mathrm{k} \Omega, \mathrm{C}_{\text {DRVDEL }}=0.22 \mu \mathrm{~F}, \mathrm{~V}_{\mathrm{CSS}}=\mathrm{V}_{\mathrm{CSP}}=\mathrm{V}_{\mathrm{CSN}}=\mathrm{V}_{\text {RAMP }}=\mathrm{V}_{\text {PWMNEG }}=\mathrm{V}_{\text {NEGIN }}=0, \mathrm{~T}_{\mathrm{A}}=\mathrm{T}_{\mathrm{MIN}}$ to $\mathrm{T}_{\mathrm{MAX}}$, unless otherwise noted. Typical values are at $\mathrm{V}_{\text {POSINPWM }}=48 \mathrm{~V}, \mathrm{~T}_{\mathrm{A}}=+25^{\circ} \mathrm{C}$, unless otherwise noted. All voltages are referred to PWMNEG, unless otherwise noted.)

| PARAMETER | SYMBOL | CONDITIONS | MIN | TYP | MAX | UNITS |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| Input Supply Range | $\mathrm{V}_{\text {POSINPWM }}$ |  | 20 |  | 76 | V |
| REG15 REGULATOR |  |  |  |  |  |  |
| REG15 Output Voltage Range | $\mathrm{V}_{\text {REG15 }}$ | $\mathrm{V}_{\text {POSINPWM }}=20 \mathrm{~V}$ to 76 V | 13.0 |  | 16.6 | V |
| REG15 Output Voltage Load Regulation |  | $V_{\text {POSINPWM }}=20 \mathrm{~V}$, $I_{\text {REG15 }}=0$ to 80 mA |  |  | 1.5 | V |
| REG15 Output Current |  | Inferred from load regulation test |  |  | 80 | mA |
| REG15 Current Limit |  | REG15 shorted to PWMNEG with $10 \Omega$ |  | 140 |  | mA |
| REG15 Overdrive Voltage |  |  | 18 |  | 40 | V |
| REG9 REGULATOR |  |  |  |  |  |  |
| REG9 Output Voltage Range |  | $\mathrm{V}_{\text {REG15 }}=18 \mathrm{~V}$ to 40V | 8.3 |  | 10.1 | V |
| REG9 Output Voltage Load Regulation |  | $\mathrm{I}_{\text {REG9 }}=0$ to 40 mA |  |  | 0.35 | V |
| REG9 Output Current |  | Inferred from load regulation test |  |  | 40 | mA |
| REG9 Current Limit |  | REG9 shorted to PWMNEG with $10 \Omega$ |  | 100 |  | mA |
| REG5 REGULATOR |  |  |  |  |  |  |
| REG5 Output Voltage Range |  | $\mathrm{V}_{\text {REG15 }}=18 \mathrm{~V}$ to 40V | 4.5 |  | 5.5 | V |
| REG5 Output Voltage Load Regulation |  | $\mathrm{I}_{\text {REG5 }}=0$ to 20 mA |  |  | 0.35 | V |
| REG5 Output Current |  | Inferred from load regulation test |  |  | 20 | mA |
| REG5 Current Limit |  | REG5 shorted to PWMNEG with $10 \Omega$ |  | 40 |  | mA |
| PWM COMPARATOR |  |  |  |  |  |  |
| Common-Mode Range | $\mathrm{V}_{\text {CM-PWM }}$ |  | 0 |  | 5.5 | V |
| Input Offset Voltage |  |  |  | 10 |  | mV |
| Input Bias Current |  |  | -2.5 |  | +2.5 | $\mu \mathrm{A}$ |
| Propagation Delay |  | 50 mV overdrive, $0 \leq \mathrm{V}_{\text {CM }}$-PWM $\leq 5.5 \mathrm{~V}$ |  | 70 |  | ns |
| RCOSC OSCILLATOR |  |  |  |  |  |  |
| PWM Period | tosc-PWM |  |  | 3.9 |  | $\mu \mathrm{s}$ |
| Maximum Duty Cycle |  |  |  | 47 |  | \% |
| Maximum RCOSC Frequency | $\mathrm{f}_{\mathrm{RCOS}}$ |  |  | 1.2 |  | MHz |
| RCOSC Peak Trip Level | $\mathrm{V}_{\text {TH }}$ |  |  | 2.55 |  | V |
| RCOSC Valley Trip Level |  |  |  | 0.2 |  | V |
| RCOSC Input Bias Current |  |  |  | -0.3 |  | $\mu \mathrm{A}$ |
| RCOSC Discharge MOSFET RDS(ON) |  | Sinking 10mA |  | 60 | 120 | $\Omega$ |
| RCOSC Discharge Pulse Width |  |  |  | 50 |  | ns |
| SYNC High Level |  |  | 3.5 |  |  | V |
| SYNC Low Level |  |  |  |  | 0.8 | V |

## Electrical Characteristics (continued)

$\left(V_{P O S I N P W M}=20 \mathrm{~V}\right.$ to $76 \mathrm{~V}, \mathrm{~V}_{\text {REG15 }}=18 \mathrm{~V}, \mathrm{C}_{\text {REG15 }}=4.7 \mu \mathrm{~F}, \mathrm{C}_{\mathrm{REG} 9}=1 \mu \mathrm{~F}, \mathrm{C}_{\mathrm{REG}}=1 \mu \mathrm{~F}, \mathrm{R}_{\mathrm{RCOSC}}=24 \mathrm{k} \Omega, \mathrm{C}_{\mathrm{RCOSC}}=100 \mathrm{pF}, \mathrm{C}_{\mathrm{BST}}$ $=0.22 \mu \mathrm{~F}, \mathrm{R}_{\text {DRVDEL }}=10 \mathrm{k} \Omega, \mathrm{C}_{\text {DRVDEL }}=0.22 \mu \mathrm{~F}, \mathrm{~V}_{\mathrm{CSS}}=\mathrm{V}_{\mathrm{CSP}}=\mathrm{V}_{\mathrm{CSN}}=\mathrm{V}_{\text {RAMP }}=\mathrm{V}_{\text {PWMNEG }}=\mathrm{V}_{\text {NEGIN }}=0, \mathrm{~T}_{\mathrm{A}}=\mathrm{T}_{\mathrm{MIN}}$ to $\mathrm{T}_{\mathrm{MAX}}$, unless otherwise noted. Typical values are at $\mathrm{V}_{\text {POSINPWM }}=48 \mathrm{~V}, \mathrm{~T}_{\mathrm{A}}=+25^{\circ} \mathrm{C}$, unless otherwise noted. All voltages are referred to PWMNEG, unless otherwise noted.)

| PARAMETER | SYMBOL | CONDITIONS | MIN | TYP | MAX | UNITS |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| SYNC Leakage Current |  |  |  |  | $\pm 1$ | $\mu \mathrm{A}$ |
| SYNC Maximum Frequency | $\mathrm{f}_{\text {SYNC }}$ |  |  | 2.4 |  | MHz |
| SYNC On-Time |  |  | 50 |  |  | ns |
| SYNC Off-Time |  |  | 200 |  |  | ns |
| PWM LOGIC |  |  |  |  |  |  |
| PWM Comparator Propagation Delay |  |  |  | 70 |  | ns |
| PPWM to XFRMRL Delay |  | PPWM rising |  | 120 |  | ns |
| DRVDEL Reference Voltage |  |  | 1.14 |  | 1.38 | V |
| PPWM Output High |  | Sourcing 2mA | 2.8 |  |  | V |
| PPWM Output Low |  | Sinking 2mA |  |  | 0.4 | V |
| PWMSD Logic High |  |  | 3.5 |  |  | V |
| $\overline{\text { PWMSD Logic Low }}$ |  |  |  |  | 0.8 | V |
| $\overline{\text { PWMSD Leakage Current }}$ |  |  |  |  | $\pm 1$ | $\mu \mathrm{A}$ |
| SOFT-START |  |  |  |  |  |  |
| Soft-Start Current | ICSS |  |  | 33 |  | $\mu \mathrm{A}$ |
| Minimum OPTO Voltage |  | CSS $=0$, sinking 2mA |  | 1.4 |  | V |
| RAMP GENERATOR |  |  |  |  |  |  |
| Minimum RCFF Voltage |  | RCFF sinking 2mA |  | 2.1 |  | V |
| RCFF Leakage |  |  |  | $\pm 0.1$ | $\pm 1$ | $\mu \mathrm{A}$ |
| OVERLOAD FAULT |  |  |  |  |  |  |
| FLTINT Pulse Current | IFLTINT |  |  | 80 |  | $\mu \mathrm{A}$ |
| FLTINT Trip Point |  |  | 2.0 | 2.7 | 3.5 | V |
| FLTINT Hysteresis |  |  |  | 0.75 |  | V |
| INTERNAL POWER FETs |  |  |  |  |  |  |
| On-Resistance | $\mathrm{R}_{\text {DSON }}$ | $\begin{aligned} & V_{\text {DRVIN }}=V_{B S T}=9 \mathrm{~V}, \\ & V_{X F R M R H}=V_{S R C}=0, I_{D S}=190 \mathrm{~mA} \end{aligned}$ |  | 75 | 200 | $\mathrm{m} \Omega$ |
| Off-State Leakage Current |  |  |  |  | 10 | $\mu \mathrm{A}$ |
| Total Gate Charge Per FET |  | Inferred from supply current with $V_{D S}=50 \mathrm{~V}$ |  | 45 |  | nC |
| HIGH-SIDE DRIVER |  |  |  |  |  |  |
| Low-to-High Latency |  | Driver delay until FET $\mathrm{V}_{\mathrm{GS}}$ reaches 0.9 x ( $\mathrm{V}_{\text {BST }}-\mathrm{V}_{\mathrm{XFRMRH}}$ ) |  | 80 |  | ns |
| High-to-Low Latency |  | Driver delay until FET $\mathrm{V}_{\mathrm{GS}}$ reaches 0.1 x ( $\mathrm{V}_{\text {BST }}-\mathrm{V}_{\text {XFRMRH }}$ ) |  | 45 |  | ns |
| Output Drive Voltage |  | BST to XFRMRH with high side on |  | 8 |  | V |
| LOW-SIDE DRIVER |  |  |  |  |  |  |
| Low-to-High Latency |  | Driver delay until FET $V_{G S}$ reaches $0.9 \times V_{\text {DRVIN }}$ |  | 80 |  | ns |

## Electrical Characteristics (continued)

$\left(V_{P O S I N P W M}=20 \mathrm{~V}\right.$ to $76 \mathrm{~V}, \mathrm{~V}_{\text {REG15 }}=18 \mathrm{~V}, \mathrm{C}_{\text {REG15 }}=4.7 \mu \mathrm{~F}, \mathrm{C}_{\mathrm{REG} 9}=1 \mu \mathrm{~F}, \mathrm{C}_{\mathrm{REG}}=1 \mu \mathrm{~F}, \mathrm{R}_{\mathrm{RCOSC}}=24 \mathrm{k} \Omega, \mathrm{C}_{\mathrm{RCOSC}}=100 \mathrm{pF}, \mathrm{C}_{\mathrm{BST}}$ $=0.22 \mu \mathrm{~F}, \mathrm{R}_{\text {DRVDEL }}=10 \mathrm{k} \Omega, \mathrm{C}_{\text {DRVDEL }}=0.22 \mu \mathrm{~F}, \mathrm{~V}_{\mathrm{CSS}}=\mathrm{V}_{\mathrm{CSP}}=\mathrm{V}_{\mathrm{CSN}}=\mathrm{V}_{\text {RAMP }}=\mathrm{V}_{\text {PWMNEG }}=\mathrm{V}_{\text {NEGIN }}=0, \mathrm{~T}_{\mathrm{A}}=\mathrm{T}_{\text {MIN }}$ to $\mathrm{T}_{\mathrm{MAX}}$, unless otherwise noted. Typical values are at $\mathrm{V}_{\text {POSINPWM }}=48 \mathrm{~V}, \mathrm{~T}_{\mathrm{A}}=+25^{\circ} \mathrm{C}$, unless otherwise noted. All voltages are referred to PWMNEG, unless otherwise noted.)

| PARAMETER | SYMBOL | CONDITIONS | MIN | TYP | MAX | UNITS |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| High-to-Low Latency |  | Driver delay until $\operatorname{FET} \mathrm{V}_{\mathrm{GS}}$ reaches $0.1 \times V_{\text {DRVIN }}$ |  | 45 |  | ns |
| CURRENT-SENSE COMPARATOR |  |  |  |  |  |  |
| Current-Limit-Comparator Threshold Voltage |  |  | 140 | 156 | 172 | mV |
| Current-Limit-Comparator Propagation Delay |  | 10 mV overdrive |  | 40 |  | ns |
| CURRENT-SENSE AMPLIFIER |  |  |  |  |  |  |
| Current Amplifier Gain |  | $\mathrm{V}_{\text {CSN }}=0, \mathrm{~V}_{\text {CSP }}=0$ to 0.35 V | 9.75 | 10 | 10.25 | V/V |
| Input Voltage Offset |  | $\mathrm{V}_{\mathrm{CN}}=\mathrm{V}_{\text {CSP }}=-0.3 \mathrm{~V}$ to +0.3 V | 185 | 200 | 230 | mV |
| Input Common-Mode Range |  |  | -0.3 |  | +0.3 | V |
| Input Differential-Mode Range |  | Inferred from current amplifier gain test |  |  | 0.35 | V |
| CSP Input Bias Current |  | $\mathrm{V}_{\text {CSP }}=-0.3 \mathrm{~V}$ to $+0.3 \mathrm{~V}, \mathrm{~V}_{\text {CSN }}=0$ | -160 |  | -40 | $\mu \mathrm{A}$ |
| CSN Input Bias Current |  | $\mathrm{V}_{\text {CSP }}=-0.3 \mathrm{~V}$ to $+0.3 \mathrm{~V}, \mathrm{~V}_{\text {CSN }}=0$ | -160 |  | -30 | $\mu \mathrm{A}$ |
| Settling Time |  | $\mathrm{V}_{\mathrm{CSN}}=0, \mathrm{~V}_{\mathrm{CSP}}$ steps from 0 to $0.2 \mathrm{~V}, 10 \%$ settling time, $\mathrm{C}_{\mathrm{L}}=20 \mathrm{pF}$ |  | 70 |  | ns |
| 3dB Bandwidth |  |  |  | 7 |  | MHz |
| BOOST VOLTAGE CIRCUIT |  |  |  |  |  |  |
| QB R ${ }_{\text {DS }}(\mathrm{ON})$ |  | Sinking 100mA |  | 10 | 20 | $\Omega$ |
| Driver Output Delay |  |  |  | 200 |  | ns |
| One-Shot Pulse Width |  |  |  | 300 |  | ns |
| THERMAL SHUTDOWN |  |  |  |  |  |  |
| Shutdown Temperature |  | Temperature rising |  | 150 |  | ${ }^{\circ} \mathrm{C}$ |
| Thermal Hysteresis |  |  |  | 14.5 |  | ${ }^{\circ} \mathrm{C}$ |
| PWM CONVERTER UNDERVOLTAGE LOCKOUT (UVLO) |  |  |  |  |  |  |
| Preset UVLO Threshold |  | Measured at POSINPWM rising | 28 | 31 | 34 | V |
| UVLO Threshold Hysteresis |  |  |  | 3 |  | V |
| UVLO Resistance |  | Looking into UVLO | 30 |  | 75 | k ת |
| UVLO Trip Point |  | Measured at UVLO rising | 1.15 | 1.27 | 1.39 | V |
| UVLO Hysteresis |  |  |  | +127 |  | mV |
| Preset DEN Threshold |  | MAX5043 only, measured at POSINPWM rising | 27 |  | 34 | V |
| DEN Threshold Hysteresis |  | MAX5043 only |  | 3.1 |  | V |
| DEN Startup Delay |  | MAX5043 only | 3.5 | 12 | 27.0 | ms |
| DEN Turn-Off Delay |  | MAX5043 only | 0.2 | 0.7 | 1.5 | ms |
| DEN Trip Point |  | MAX5043 only, rising with respect to PWMNEG | 1.11 |  | 1.35 | V |

## Electrical Characteristics (continued)

$\left(V_{\text {POSINPWM }}=20 \mathrm{~V}\right.$ to $76 \mathrm{~V}, \mathrm{~V}_{\text {REG15 }}=18 \mathrm{~V}, \mathrm{C}_{\text {REG15 }}=4.7 \mu \mathrm{~F}, \mathrm{C}_{\text {REG } 9}=1 \mu \mathrm{~F}, \mathrm{C}_{\text {REG } 5}=1 \mu \mathrm{~F}, \mathrm{R}_{\mathrm{RCOSC}}=24 \mathrm{k} \Omega, \mathrm{C}_{\mathrm{RCOSC}}=100 \mathrm{pF}, \mathrm{C}_{\mathrm{BST}}$ $=0.22 \mu \mathrm{~F}, \mathrm{R}_{\mathrm{DRVDEL}}=10 \mathrm{k} \Omega, \mathrm{C}_{\mathrm{DRVDEL}}=0.22 \mu \mathrm{~F}, \mathrm{~V}_{\mathrm{CSS}}=\mathrm{V}_{\mathrm{CSP}}=\mathrm{V}_{\mathrm{CSN}}=\mathrm{V}_{\mathrm{RAMP}}=\mathrm{V}_{\mathrm{PWMNEG}}=\mathrm{V}_{\mathrm{NEGIN}}=0, \mathrm{~T}_{\mathrm{A}}=\mathrm{T}_{\mathrm{MIN}}$ to $\mathrm{T}_{\mathrm{MAX}}$, unless otherwise noted. Typical values are at $\mathrm{V}_{\text {POSINPWM }}=48 \mathrm{~V}, \mathrm{~T}_{\mathrm{A}}=+25^{\circ} \mathrm{C}$, unless otherwise noted. All voltages are referred to PWMNEG, unless otherwise noted.)

| PARAMETER | SYMBOL | CONDITIONS | MIN | TYP | MAX | UNITS |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| DEN Hysteresis |  | MAX5043 only |  | 124 |  | mV |
| DEN Input Resistance |  | MAX5043 only, looking into DEN | 18 |  | 55 | k $\Omega$ |
| SUPPLY CURRENT |  |  |  |  |  |  |
| Supply Current |  | From $\mathrm{V}_{\text {POSINHS }}=\mathrm{V}_{\text {POSINPWM }}=76 \mathrm{~V}$, CSS shorted to PWMNEG, REG15 $=18 \mathrm{~V}$ |  | 2 | 3 | mA |
|  |  | From REG15 $=18 \mathrm{~V}$, $\mathrm{V}_{\text {POSINHS }}=$ $V_{\text {POSINPWM }}=76 \mathrm{~V}$, CSS shorted to PWMNEG |  | 6 | 8.5 |  |
|  |  | $\begin{aligned} & \text { From REG15 }=18 \mathrm{~V}, \mathrm{~V}_{\text {POSINHS }}= \\ & \mathrm{V}_{\text {POSINPWM }}=76 \mathrm{~V}, \mathrm{~V}_{\text {DRNH }}=\mathrm{V}_{\text {XFRMRH }}= \\ & \mathrm{V}_{\text {XFRMRL }}=\mathrm{V}_{\text {SRC }}=0 \mathrm{~V} \end{aligned}$ |  | 20 |  |  |
| Standby Supply Current |  | $\begin{aligned} & \text { MAX5042 only, } \text { V }_{\text {POSINHS }}=V_{\text {POSINPWM }} \\ & =V_{\text {PWMMNG }}=V_{\text {PWMPNEE }}=V_{\text {HSDRAIN }} \\ & =76 \mathrm{~V}, \text { HSEN }=\text { NEGIN } \end{aligned}$ |  | 0.6 | 1 | mA |
| HOT-SWAP CONTROLLER (MAX5042 Only) |  |  |  |  |  |  |
| Hot-Swap UVLO Threshold |  | POSINHS with respect to NEGIN, voltage rising | 27 |  | 34 | V |
| Hot-Swap UVLO Hysteresis |  |  |  | 3.1 |  | V |
| Hot-Swap UVLO Resistance |  | Looking into HSEN | 18 |  | 55 | k $\Omega$ |
| Startup Delay |  | From HSEN rising to $\overline{\text { HSOK falling }}$ | 50 | 165 | 350 | ms |
| HSEN Turn-Off Delay |  | From HSEN falling to $\overline{\text { HSOK }}$ rising | 3 | 10 | 25 | ms |
| HSOK Output-High Leakage Current |  |  |  |  | $\pm 1$ | $\mu \mathrm{A}$ |
| HSEN Reference Threshold |  | Rising with respect to NEGIN | 1.11 |  | 1.35 | V |
| HSEN Hysteresis |  |  |  | 124 |  | mV |
| HSOK Output Low Voltage |  | Sinking 5mA |  |  | 0.4 | V |
| HSGATE Voltage High |  |  | 7.5 |  | 10.0 | V |
| Hot-Swap Slew Rate |  | $C_{L}=10 \mu \mathrm{~F}$, from HSDRAIN to NEGIN |  | 10 |  | V/ms |

## Typical Operating Characteristics

( $\mathrm{V}_{\text {POSINPWM }}=20 \mathrm{~V}, \mathrm{~T}_{\mathrm{A}}=+25^{\circ} \mathrm{C}$, unless otherwise noted. $)$

( $\mathrm{V}_{\text {POSINPWM }}=20 \mathrm{~V}, \mathrm{~T}_{\mathrm{A}}=+25^{\circ} \mathrm{C}$, unless otherwise noted.)

( $\mathrm{V}_{\text {POSINPWM }}=20 \mathrm{~V}, \mathrm{~T}_{\mathrm{A}}=+25^{\circ} \mathrm{C}$, unless otherwise noted.)


## Pin Description

| PIN |  | NAME | FUNCTION |
| :---: | :---: | :---: | :---: |
| MAX5042 | MAX5043 |  |  |
| $\begin{gathered} \text { 1, 2, 14, 15, } \\ 40,42-45,56 \end{gathered}$ | $\begin{gathered} 1,2,14,15 \\ 40,42-45,56 \end{gathered}$ | N.C. | No Connection. Not internally connected. |
| 3 | 3 | RCFF | Voltage-Mode PWM Ramp. Connect a resistor to the input supply and a capacitor to PWMNEG for input voltage feed-forward. Input voltage feed-forward provides instantaneous input-voltage transient rejection and constant loop gain with varying input voltage. |
| 4 | 4 | RAMP | PWM Ramp Input. For voltage-mode control, connect RAMP to RCFF. For current- mode control, connect RAMP to CSOUT, the output of the current-sense amplifier. |
| 5 | 5 | OPTO | Inverting Input of the PWM Comparator. Connect OPTO to the collector of the optotransistor. Connect a pullup resistor from OPTO to REG5. |
| 6 | 6 | CSS | Soft-Start. Connect a capacitor from CSS to PWMNEG to soft-start the converter. |
| 7 | 7 | BST | Boost-Capacitor Bypass for High-Side MOSFET Gate Drive. Connect a $0.1 \mu \mathrm{~F}$ capacitor from BST to XFRMRH for the internal high-side MOSFET driver. |
| 8 | 8 | DRVIN | Low-Side MOSFET Driver Supply. Bypass DRVIN with a $0.22 \mu \mathrm{~F}$ capacitor to PWMPNEG. |
| 9 | 9 | PWMPNEG | Low-Side MOSFET Driver Return. Connect PWMPNEG externally to PWMNEG with a short trace. |
| 10 | 10 | RCOSC | Oscillator Timing Resistor and Capacitor Connection. Connect a capacitor from RCOSC to PWMNEG and a resistor from RCOSC to REG5. The switching frequency is half the frequency of the sawtooth signal at this connection. |
| 11 | 11 | FLTINT | Fault Integration Input. Use FLTINT in addition to cycle-by-cycle current limit. During persistent current-limit faults, a capacitor connected to FLTINT charges with an internal $80 \mu \mathrm{~A}$ current source. Switching terminates when the voltage reaches 2.7 V . An external resistor connected in parallel discharges the capacitor. Switching resumes when the voltage drops to 1.8 V . |
| 12 | 12 | SYNC | Synchronization Input. The switching frequency of the power supply is half the synchronization frequency, ensuring less than $50 \%$ maximum duty cycle. |
| 13 | 13 | $\overline{\text { PWMSD }}$ | Latched Shutdown Input. Pull PWMSD low with respect to PWMNEG to stop switching. To restart, release $\overline{\text { PWMSD }}$ and cycle the input supply. Do not leave $\overline{\text { PWMSD unconnected. Use } \overline{\text { PWMSD }} \text { to prevent catastrophic secondary rectifier }}$ overheating by monitoring the temperature and issuing a shutdown command with an optocoupler. Connect PWMSD to REG5 when not used. |
| $\begin{gathered} 16,17,20, \\ 21,24 \end{gathered}$ | $\begin{gathered} 16,17,20 \\ 21,24 \end{gathered}$ | SRC | Source Connection for the Internal Low-Side Power MOSFET. Connect SRC to PWMPNEG with a low-value resistor for current limiting. |
| 18, 19, 22, 23 | 18, 19, 22, 23 | XFRMRL | Low-Side Connection for the Isolation Transformer |
| 25 | - | POSINHS | Hot-Swap Controller Positive Input Supply (MAX5042 Only). Connect POSINHS along with POSINPWM to the most positive rail of the input supply. | Power MOSFETs and Hot-Swap Controller

## Pin Description (continued)

| PIN |  | NAME |  |
| :---: | :---: | :---: | :--- |
| MAX5042 | MAX5043 |  |  |
| 26 | - | HSOK | Hot-Swap OK (MAX5042 Only). HSOK's open-drain output is forced to NEGIN <br> upon hot-swap completion. |
| 27 | - | HSEN | Hot-Swap Enable (MAX5042 Only). HSEN is the center point of the internal hot- <br> swap UVLO divider. Use an external voltage-divider or a 100k pullup resistor to <br> the most positive rail to override. |
| 28,29 | - | NEGIN | Negative Supply Input (MAX5042 Only). NEGIN connects to the most negative <br> input supply rail. NEGIN provides the hot-swap circuit's most negative connection. <br> NEGIN is at the same potential as the IC substrate. |
| 30 | - | HSGATE | Hot-Swap Gate (MAX5042 Only). Connect HSGATE to the gate of the external <br> hot- swap MOSFET. |
| 32 | 32 | CSOUT | HSDRAIN |
| 33 | Hot-Swap MOSFET Drain Sense (MAX5042 Only). Connect HSDRAIN to the drain <br> of the external hot-swap MOSFET. |  |  |
| 34 | 34 | CSP |  |
| 36 | 36 | CSAMP RAMP for current-mode control. |  | Power MOSFETs and Hot-Swap Controller

## Pin Description (continued)

| PIN |  | NAME | FUNCTION |
| :---: | :---: | :---: | :--- |
| MAX5042 | MAX5043 |  | (25, |
| 47 | 25,47 | POSINPWM | PWM Analog Positive-Supply Input. Connect POSINPWM to the most positive <br> input supply rail. |
| $48,51,54,55$ | $48,51,54,55$ | DRNH | Drain Connection of the Internal High-Side PWM Power MOSFET. Connect DRNH <br> to the most positive rail of the input supply. |
| $49,50,52,53$ | $49,50,52,53$ | XFRMRH | High-Side Connection for the Isolation Transformer |
| - | 27 | DEN | Delayed Enable Input (MAX5043 Only). DEN is the center point of the delayed <br> enable divider. Use an external voltage-divider or a 100k $\Omega$ pullup resistor to the <br> most positive rail to override. |
| - | 30 | N.C. | No Connection (MAX5043 Only). Leave unconnected. |

## Detailed Description

The MAX5042/MAX5043 PWM multimode power ICs are designed for the primary side of voltage or current-mode isolated, forward or flyback power converters. These devices provide a high degree of integration aimed at reducing the cost and PC board area of isolated output power supplies. Use the MAX5042/MAX5043 primarily for $24 \mathrm{~V}, 42 \mathrm{~V}$, or 48 V power bus applications.
The MAX5042/MAX5043 provide a complete system capable of delivering up to 50 W of output power. The MAX5042 contains a hot-swap controller in addition to the PWM and power MOSFETs. The hot-swap section requires an external MOSFET (QHS). Figure 1 details the MAX5042 conceptual block diagram. $\mathrm{C}_{\text {IN }}$ represents the input bulk storage capacitance of the PWM circuit that requires the soft-start to reduce the inrush current from the backplane. When input power is applied, capacitor $\mathrm{C}_{\mathrm{IN}}$ is completely discharged and QHS is off. An applied voltage higher than the default undervoltage lockout threshold of the hot-swap controller ( 30.5 V ) for more than 165 ms (internal turn-on delay) causes the gate voltage of QHS to start gradually increasing. This results in a controlled slew-rate turn-on. The drain voltage of QHS falls at a rate of approximately $10 \mathrm{~V} / \mathrm{ms}$, drawing a current load from the backplane of approximately 1A for each $100 \mu \mathrm{~F}$ of $\mathrm{C}_{\text {IN }}$ capacitance. The MAX5042?s PWM block is prevented from starting up until the QHS MOSFET is fully enhanced. After QHS completely turns on and the voltage across capacitor $\mathrm{C}_{\mathbb{N}}$ is above the default startup voltage (31V) of the PWM section, the hot swap enables the PWM block and the soft-start cycle begins. Soft-start limits the amount of current initially drawn from the primary during startup and also prevents possible output-voltage overshoots.


Figure 1. Simplified Diagram of a MAX5042-Based Isolated Power Supply

The MAX5043, detailed in Figure 2, does not contain an integrated hot-swap controller. The MAX5043 begins operating when the input voltage exceeds both of the undervoltage lockout voltages (at UVLO and DEN pins) for 10 ms .

The MAX5042/MAX5043 support both forward and flyback power topologies. In forward mode, the maximum output power is approximately 50W. In flyback mode, the maximum output power is approximately 20 W . The amount of power dissipated by the package limits the output power. The MAX5042/MAX5043?s QFN package features an exposed metal pad on the bottom of the package. Solder the exposed pad directly to the most negative supply in the system. Use a large copper area to improve heat dissipation. Facilitate heat transfer with thermal vias.


Figure 2. Simplified Diagram of a MAX5043-Based Isolated Power Supply

Set the switching frequency with a resistor and a capacitor at RCOSC. Switching at 250 kHz ensures switching losses are minimal and external power passives are small enough for a compact circuit.
The MAX5042/MAX5043 incorporate an advanced set of protection features that make them uniquely suitable when high reliability and comprehensive fault protection are required, as in telecommunication equipment powersupply applications. The MAX5042/MAX5043 15V linear regulator output powers the 9 V and 5 V regulators used to drive the gates and internal circuitry. A tertiary winding connects to REG15 through a rectifier to power the device after startup and reduces power dissipation in the MAX5042/MAX5043 package. When REG15 is externally powered, the internal 15 V regulator is disabled.
Figures 3 and 4 show the block diagrams of the MAX5042 and MAX5043, respectively. The power-OK signals from the hot-swap section, regulators, thermal shutdown, and UVLO combine to generate the internal shutdown signal SHDN. When asserted, SHDN disables the comparators and oscillator. Deasserting SHDN releases the comparators and oscillators. The falling edge of SHDN is delayed allowing the internal signals to settle before the PWM pulses appear. During the time between the falling edge of SHDN and its delayed signal, the $10 \Omega$ internal MOSFET (QB) from XFRMRH to PWMPNEG turns on, charging the BST capacitor. After startup, this MOSFET also turns on for approximately 300ns at each half period to help charge the BST capacitor.

## Power Topology

The two-switch forward-converter topology offers outstanding robustness against faults and transformer saturation while affording efficient use of the integrated $75 \mathrm{~m} \Omega$ power MOSFETs. Voltage-mode control with feed-forward compensation allows the rejection of input supply disturbances within a single cycle similar to that of currentmode controlled topologies. This control method offers some significant benefits when compared with currentmode control. These benefits include:

- No minimum duty-cycle requirement due to currentsignal filtering or blanking.
- Clean modulator ramp and higher amplitude for increased stability.
- Stable bias point of the optocoupler LED and phototransistor for maximized control-loop bandwidth (in current-mode applications, the optocoupler bias point is output-load dependent).
- Predictable loop dynamics simplifying the design of the control loop.
The two-switch power topology recovers energy stored in both the magnetizing and parasitic leakage inductances of the transformer. Figure 7 shows the schematic diagram of a 48 V input and 5 V , 8 A output isolated power supply built with the MAX5042.
The MAX5042/MAX5043 also support current-mode control. Current-mode control has advantages such as a single-pole power circuit and a small-signal transfer function that simplify the design of power supplies with widely varying output capacitors.


## Undervoltage Lockout

The MAX5042 has two UVLO functions. Both the hotswap section and the PWM section contain their own undervoltage lockout comparators (HSEN and UVLO, respectively). The MAX5043 lacks the hot-swapping function, but retains the PWM UVLO and the deglitched undervoltage lockout/power-on reset. In both cases, internal resistors set a default input-voltage enable threshold of 31V (typ).
The PWM default input voltage threshold value can be adjusted by using an external divider in parallel with the internal divider. The tolerances of the external divider resistors dominate the precision of the UVLO trip point if their values are smaller than those of the internal divider. Override the default threshold by using:

$$
R_{H e}=\frac{R_{L e} \times R_{L i} \times R_{H i} \times\left(V_{I N}-V_{R E F}\right)}{V_{R E F} \times R_{H i}\left(R_{L i}+R_{L e}\right)-R_{L e} \times R_{L i} \times\left(V_{I N}-V_{R E F}\right)}
$$



Figure 3. Block Diagram of the MAX5042 Power IC


Figure 4. Block Diagram of the MAX5043 Power IC Power MOSFETs and Hot-Swap Controller
where $R_{H e}$ is the external high-side resistor, $R_{\text {Le }}$ is the external low-side resistor, $\mathrm{R}_{\mathrm{Hi}}$ is the internal high-side resistor ( $1.2 \mathrm{M} \Omega$, typ), $\mathrm{R}_{\mathrm{Le}}$ is the internal low-side resistor ( $50 \mathrm{k} \Omega$, typ), $\mathrm{V}_{\mathrm{REF}}$ is 1.27 V (typ), and $\mathrm{V}_{\mathrm{IN}}$ is the desired threshold.
Use an external $100 \mathrm{k} \Omega$ pullup resistor to POSINPWM to override UVLO functionality for either lockout.

## Internal Regulators

An internal high-voltage linear regulator provides a 15 V output at REG15. This serves as the input to the 9 V regulator that provides bias for the internal MOSFET drivers. The 15 V regulator also provides the bias for REG5, a 5 V supply used both by internal as well as external circuitry. Bypass the REG15, REG9, and REG5 regulators with 1?F ceramic capacitors. A voltage greater than 18 V and less than 40 V on REG15 disables the internal high-voltage startup regulator. The REG9 regulator steps down the voltage on REG15 to an output of 9 V with a current limit of 100mA. The REG5 regulator steps down the voltage on REG15 to an output of 5 V with a current limit of 40 mA . Disabling the REG15 regulator by powering REG15 with an external power supply considerably reduces the internal power dissipation in the MAX5042/ MAX5043. The voltage and power necessary to override the REG15 internal regulator can be generated with a rectifier and an extra winding from the main transformer.

## Soft-Start

Program the MAX5042/MAX5043 soft-start with an external capacitor between CSS and PWMNEG. When the device turns on, the soft-start capacitor (CCSS) charges with a constant current of $33 \mu \mathrm{~A}$, ramping up to 7.3 V . During this time, OPTO is clamped to CSS +0.6 V . This initially holds the duty cycle lower than the value the regulator tries to impose, limiting the current inrush and the voltage overshoot at the secondary. When the MAX5042/ MAX5043 turn off, the soft-start capacitor internally discharges to PWMNEG.

## Secondary-Side Synchronization

The MAX5042/MAX5043 provide convenient synchronization of the secondary-side synchronous rectifiers. Figure 5 shows the connection diagram with a high-speed optocoupler. Choose an optocoupler with a propagation delay of less than 50ns.
For optimum results, adjust the resistor connected to DRVDEL to provide the required amount of delay between the leading edge of the PPWM signal and the turn-on of the power MOSFETs. Use the following formula to calculate the approximate resistance $\left(\mathrm{R}_{\mathrm{DRVDEL}}\right)$ required to


Figure 5. Secondary-Side Synchronous Rectifier Driver Using a High-Speed Optocoupler
set the delay between the PPWM and the power pulse applied to the transformer:

$$
\mathrm{R}_{\text {DRVDEL }}=\left(\mathrm{t}_{\text {DRVDEL }}-(100 \mathrm{~ns})\right)\left(\frac{\mathrm{k} \Omega}{2 \mathrm{~ns}}\right)
$$

where $t_{D R V D E L}$ is the required delay from the rising edge of PPWM to the switching of the internal power MOSFETs.

## PWM Regulation

The MAX5042/MAX5043 are multimode PWM power ICs supporting both voltage and current-mode control.

## Voltage-Mode Control and the PWM Ramp

For voltage-mode control, the feed-forward PWM ramp is generated at RCFF. From RCFF connect a capacitor to PWMNEG and a resistor to POSINPWM. The ramp generated is applied to the noninverting input of the PWM comparator at RAMP and has a minimum voltage of 1.5 V to 2.5 V . The slope of the ramp is determined by the voltage at POSINPWM and affects the overall loop gain. The ramp peak must remain below the dynamic range of RCFF ( 0 to 5.5 V ). Assuming the maximum duty cycle approaches $50 \%$ at a minimum input voltage (PWM UVLO turn-on threshold), use the following formula to calculate the minimum value of either the ramp capacitor or resistor:

$$
\mathrm{R}_{\mathrm{RCFF}} \times \mathrm{C}_{\mathrm{RCFF}} \geq \frac{\mathrm{V}_{\text {INUVLO }}}{2 \mathrm{f}_{\mathrm{S}} \times \mathrm{V}_{\mathrm{rP}-\mathrm{P}}}
$$

where:
$\mathrm{V}_{\text {INUVLO }}=$ the minimum input supply voltage (typically the PWM UVLO turn-on voltage),
$f_{S}=$ the switching frequency,
$\mathrm{V}_{\text {rP-P }}=$ the peak-to-peak ramp voltage ( 2 V , typ).

Maximize the signal-to-noise ratio by setting the ramp peak as high as possible. Calculate the low-frequency, small-signal gain of the power stage (the gain from the inverting input of the PWM comparator to the output) using the following formula:

$$
G_{P S}=N_{S P} \times R_{R C F F} 5 C_{\text {RCFF }} \times 5 f_{S}
$$

where $\mathrm{N}_{\mathrm{SP}}=$ the secondary to primary power transformer turns ratio.

## Current-Sense Amplifier and Current-Mode Control

The MAX5042/MAX5043 can also be programmed for current-mode control (see Figure 6). This control method offers beneficial advantages for certain applications. Current-mode control reduces the order of the output filter, allowing easier control-loop compensation. In cur-rent-mode control, the voltage across the current-sense resistor at SRC is amplified by the internal gain-of-10 amplifier IAMP. The cycle-by-cycle current-limit threshold is 156 mV . This is the peak voltage amplified by IAMP. A 200 mV offset is added to this voltage. The voltage at the output of the current-sense amplifier is:

$$
\mathrm{V}_{\text {CSOUT }}=2+10\left(\mathrm{~V}_{\text {CSP }}-\mathrm{V}_{\text {CSN }}\right)
$$

The low-frequency, small-signal gain of the power stage (the gain from the inverting input of the PWM comparator to the output) can be calculated using the following formula:

$$
G_{P S}=N_{P S} \times \frac{R_{L}}{R_{\text {SENSE }}}
$$

where NPS = the primary to secondary power transformer turns ratio,
$R_{L}=$ the low-frequency output impedance,
RSENSE $=$ the primary current-sense resistor value.


Figure 6. Simplified Connection Diagram for Current-Mode Control

## Oscillator and Synchronization

Program the MAX5042/MAX5043 oscillator using an RC network at RCOSC with the resistor connected to REG5 and the capacitor connected to PWMNEG. The PWM frequency is half the frequency at RCOSC.
Use the following formula to calculate the oscillator components

$$
R_{\text {RCOSC }}=\frac{1}{2 f_{S}\left(C_{R C O S C}+C_{P C B}\right) \ln \left(\frac{V_{R E G 5}}{V_{R E G 5}-V_{T H}}\right)}
$$

where $\mathrm{C}_{\mathrm{PCB}}=14 \mathrm{pF}$,
$\mathrm{V}_{\text {REG5 }}=5 \mathrm{~V}$,
$\mathrm{f}_{\mathrm{S}}=$ switching frequency,
$\mathrm{V}_{\mathrm{TH}}=$ RCOSC peak trip level.
The delay programmed by the resistor at DRVDEL limits the power MOSFET's maximum duty cycle to less than 50 percent.
SYNC allows synchronization of the MAX5042/MAX5043 to an external clock. For proper synchronization, set the external SYNC frequency $15 \%$ to $20 \%$ higher than the programmed free-running frequency of the MAX5042/ MAX5043?s internal oscillator. The actual switching frequency will be half the synchronizing frequency.

## Integrating Fault Protection

The integrating fault protection feature allows the MAX5042/MAX5043 to ignore transient overcurrent conditions for a programmable amount of time, giving the power supply time to behave like a current source to the load. This can happen, for example, under load-current transients when the control loop requests maximum current to keep the output voltage from going out of regulation. Program the ignore time externally by connecting a capacitor to FLTINT. Under sustained overcurrent faults, the voltage across this capacitor ramps up toward the FLTINT shutdown threshold (typically 2.7 V ). When FLTINT reaches the threshold, the power supply shuts down. A high-value bleed resistor connected in parallel with the FLTINT capacitor allows the capacitor to discharge toward the restart threshold (typically 1.8 V ). Crossing the restart threshold soft-starts the supply again. The ILIM comparator provides cycle-by-cycle current limiting with a typical threshold of 156 mV . The fault integration circuit works by forcing an $80 \mu \mathrm{~A}$ current out of FLTINT for one clock cycle every time the current-limit comparator (Figures 3 and 4, ILIM) trips. Use the following formula to calculate the approximate capacitance ( $\mathrm{C}_{\text {FLTINT }}$ ) needed for the desired shutdown time.

$$
\mathrm{C}_{\mathrm{FLTINT}} \cong \frac{\mathrm{I}_{\mathrm{FLTINT}} \times \mathrm{t}_{\mathrm{SH}}}{1.4}
$$

where $\mathrm{I}_{\text {FLTINT }}=80 \mu \mathrm{~A}$,
$\mathrm{t}_{\text {sh }}$ is the desired ignore time during which current-limit events from the current-limit comparator are ignored.
Some testing may be required to fine tune the actual value of the capacitor.
Calculate the approximate bleed resistance ( $\mathrm{R}_{\text {FLTINT }}$ ) needed for the desired recovery time using the following formula:

$$
\mathrm{R}_{\mathrm{FLTINT}} \cong \frac{\mathrm{t}_{\mathrm{RT}}}{\mathrm{C}_{\mathrm{FLTINT}} \ln \left(\frac{2.3}{1.6}\right)}
$$

where $t_{R T}$ is the desired recovery time.
Choose at least $\mathrm{t}_{\mathrm{RT}}=10 \times$ tsH $_{\text {S }}$. Typical values for $\mathrm{t}_{\mathrm{SH}}$ range from a few hundred microseconds to a few milliseconds.

## Shutdown Modes

## Latched Shutdown

The MAX5042/MAX5043 feature a latched shutdown that terminates switching in the event of a serious fault. External faults in synchronously rectified power supplies cause a loss of control for the rectifiers. Either the body or the external Schottky diodes conduct, resulting in a very high power dissipation and a quick rise of the powersupply temperature. A thermal sensor placed on the same ground plane as the secondary-side rectifiers can sense this catastrophic increase in temperature and issue a shutdown signal to PWMSD. Asserting PWMSD stops switching and latches the fault until the power is cycled. Connect PWMSD to REG5 to disable latched shutdown.

## Functional Shutdown

Shut down the MAX5042/MAX5043 by pulling UVLO to PWMNEG using an open-collector or open-drain transistor connected to PWMNEG. Pulling HSEN to NEGIN also shuts down the MAX5042 after a 10 ms turn-off delay. Pulling DEN low also shuts down the MAX5043 with a 1 ms turn-off delay. When HSEN is used, the MAX5042 goes through a full hot-swap startup sequence with a 165ms startup delay. The MAX5043 also has a 10 ms delay from when DEN asserts.

## Thermal Shutdown

The MAX5042/MAX5043 feature internal thermal shutdown. Internal sensors monitor the high-power areas. Thermal faults arise from excessive dissipation in the power FETs or in the regulators. When the temperature limit is reached, switching is terminated and the regulator shuts down. The integration of thermal shutdown and the power MOSFETs result in a very robust power circuit.

## MAX5042 Hot-Swap Controller

The MAX5042 integrates a PWM power IC with a hot-swap controller. The design allows a power supply built around the MAX5042 to be safely hot-plugged into a live backplane without causing a glitch on the power- supply rail. The hot-swap section operates from POSINHS to NEGIN. The MAX5042 only requires an external N -channel MOSFET to provide hot-swap control. Figures 1 and 3 detail hot-swap functionality.
The MAX5042 controls an external N -channel power MOSFET placed in the negative power-supply pathway. When power is applied, the MAX5042 keeps the MOSFET off. The MOSFET remains off indefinitely if HSEN is below 1.26 V , POSINHS is below the undervoltage lockout level $(31 \mathrm{~V})$, or the die temperature exceeds +150 ? C . If none of these conditions exist for 165 ms , the MAX5042 gradually turns on the MOSFET, allowing the voltage on HSDRAIN to fall no faster than $10 \mathrm{~V} / \mathrm{ms}$. During this period, the PWM block remains in shutdown. The inrush current through the external MOSFET (and therefore through the capacitor $\mathrm{C}_{\mathrm{IN}}$ ) is limited to a level proportional to its capacitance, and the constant HSDRAIN slew rate. After the MOSFET completely turns on, and HSDRAIN falls to its final value, the hot-swap period is terminated and the PWM section of the IC powers up.
HSEN offers external control of the MAX5042, facilitating power-supply sequencing. HSEN can also be used to change the undervoltage lockout level using an external divider network, if necessary. Undervoltage lockout keeps the external hot-swap MOSFET switched off as long as the magnitude of the input voltage is below the desired level. There is a 10 ms turn-off delay on the HSEN signal.
A power-good output, $\overline{\text { HSOK, }}$, asserts when the external MOSFET completely turns on. HSOK is an open-drain output referenced to NEGIN, and can withstand up to 80 V above NEGIN.

Two-Switch Power ICs with Integrated Power MOSFETs and Hot-Swap Controller

## Determining Hot-Swap Inrush Current

Calculate the hot-swap inrush current using the following formula:

$$
\mathrm{I}_{\mathrm{C}_{I N}}=\mathrm{C}_{I N} \frac{\mathrm{~d} \mathrm{~V}_{\text {HSDRAIN }}}{\mathrm{dt}}=\mathrm{C}_{I N} \mathrm{~S}_{\mathrm{HSLR}}
$$

where:
$\mathrm{C}_{\text {IN }}=$ the load capacitance,
$S_{\text {HSLR }}$ is the MAX5042 hot-swap slew rate magnitude given in the Electrical Characteristics table.
For example, assuming an input bulk capacitance of $100 \mu \mathrm{~F}$, and using the typical value of $10 \mathrm{~V} / \mathrm{ms}$ for the slew rate, the calculated inrush current is 1A. See Table 1 for suggested external hot-swap MOSFETs.

Table 1. MAX5042 Suggested External Hot-Swap MOSFETs

| MAXIMUM ILOAD (A) | SUGGESTED EXTERNAL MOSFET |
| :---: | :---: |
| 0.25 | IRFL110 |
| 0.5 | IRFL4310 |
| 1 | IRFR3910 |
| 2 | IRF540NS |
| 3 | IRF1310NS |
| 4 | IRF1310NS |

## Typical Application Circuits



Figure 7. MAX5042 Typical Application Circuit (48V Power Supply with Hot-Swap Capability)

## MAX5042/MAX5043

Two-Switch Power ICs with Integrated Power MOSFETs and Hot-Swap Controller

## Typical Application Circuits (continued)



Figure 8. MAX5043 Typical Application Circuit (48V Power Supply without Hot-Swap Capability, this Circuit has not been Tested)

## Two-Switch Power ICs with Integrated Power MOSFETs and Hot-Swap Controller

## Pin Configurations



## Chip Information <br> PROCESS: BiCMOS DMOS

## Package Information

For the latest package outline information and land patterns (footprints), go to www.maximintegrated.com/packages. Note that a " + ", "\#", or "-" in the package code indicates RoHS status only. Package drawings may show a different suffix character, but the drawing pertains to the package regardless of RoHS status.

| PACKAGE <br> TYPE | PACKAGE <br> CODE | OUTLINE <br> NO. | LAND <br> PATTERN NO. |
| :---: | :---: | :---: | :---: |
| 56 TQFN | T5688-2 | $\underline{21-0135}$ | $\underline{90-0046}$ |

> Two-Switch Power ICs with Integrated Power MOSFETs and Hot-Swap Controller

## Revision History

| REVISION <br> NUMBER | REVISION <br> DATE | DESCRIPTION | PAGES <br> CHANGED |
| :---: | :---: | :---: | :---: |
| 4 | $4 / 14$ | No $/$ V OPNs; removed Automotive reference from Applications section | 1 |

