









<u>Kit</u> <u>Desigr</u> Resourc

Tools and Models

odels

Click <u>here</u> to ask an associate for production status of specific part numbers.

# 5.5V Input, 2A, High-Efficiency Buck-Boost Converter

#### **MAX77801**

#### **General Description**

The MAX77801 is a high-efficiency, step-up/step-down (buck-boost) converter targeted for single-cell, Li-ion battery-powered applications. The device maintains a regulated output voltage from 2.6V to 4.18V across an input voltage range of 2.3V to 5.5V. The device supports up to 2A of output current in boost mode and up to 3A in buck mode.

The device seamlessly transitions between buck and boost modes. A unique control algorithm allows high-efficiency and outstanding load and line-transient response.

Dedicated enable and power-OK pins allow simple hardware control. An I<sup>2</sup>C serial interface is optionally used for dynamic voltage scaling, system power optimization, and fault read-back.

The MAX77801 is available in a 20-bump, 1.83mm x 2.13mm wafer-level package (WLP) and also 20-pin, 4mm x 4mm TQFN.


### **Applications**

- Single-Cell, Li-Ion Battery-Powered Devices
- Handheld Scanners, Mobile Payment Terminals, Security Cameras
- AR/VR Headsets

#### **Benefits and Features**

- V<sub>IN</sub> Range: 2.30V to 5.5V
- V<sub>OUT</sub> Range: 2.60V to 4.18V (I<sup>2</sup>C Programmable in 12.5mV Steps)
- Up to 2A Output Current in Boost Mode (V<sub>IN</sub> = 3.0V, V<sub>OUT</sub> = 3.4V)
- Up to 3A Output Current in Buck Mode
- Up to 97% Peak Efficiency
- SKIP Mode for Optimal Light Load Efficiency
- 55µA (typ) Low Quiescent Current
- 3.4MHz High-Speed I<sup>2</sup>C Serial Interface
- Dynamic Voltage Scaling (DVS) Function
- Power-OK Output
- 2.5MHz Switching Frequency
- Protection Features
  - Soft-Start
  - · Thermal Shutdown
  - · Overvoltage Protection
  - · Overcurrent Protection
- 1.827mm x 2.127mm, 20-Bump WLP
- 4mm x 4mm, 20-Pin TQFN

### **Typical Application Circuit**



Ordering Information appears at end of data sheet.

19-7515; Rev 6; 7/22

### **Absolute Maximum Ratings**

SYS, V <sub>IO</sub> to GND	0.3V to +6.0V	LX2 to PGND	0.3V to (V <sub>OUT</sub> + 0.3V)
IN, OUT to PGND	0.3V to +6.0V	LX1/LX2 Continuous RMS Current	3.3A
PGND to GND	0.3V to +0.3V	Operating Junction Temperature Rang	ge40°C to +125°C
SCL, SDA to GND	0.3V to (V <sub>IO</sub> + 0.3V)	Junction Temperature	+150°C
EN, DVS, POK to GND	0.3V to (V <sub>SYS</sub> + 0.3V)	Storage Temperature Range	65°C to +150°C
FB to GND	0.3V to (V <sub>OUT</sub> + 0.3V)	Soldering Temperature (reflow)	+260°C
LX1 to PGND	0.3V to (V <sub>INI</sub> + 0.3V)		

Stresses beyond those listed under "Absolute Maximum Ratings" may cause permanent damage to the device. These are stress ratings only, and functional operation of the device at these or any other conditions beyond those indicated in the operational sections of the specifications is not implied. Exposure to absolute maximum rating conditions for extended periods may affect device reliability.

### **Package Thermal Characteristics (Note 1)**

Junction-to-Ambient Thermal Resistance (θ	JA)
20-Bump WLP	55.49°C/W
20-Pin TOFN	39°C/W

Note 1: Package thermal resistances were obtained using the method described in JEDEC specification JESD51-7, using a four-layer board. For detailed information on package thermal considerations, refer to <a href="https://www.maximintegrated.com/thermal-tutorial">www.maximintegrated.com/thermal-tutorial</a>.

#### **Buck-Boost Electrical Characteristics**

 $(V_{SYS} = V_{IN} = +3.8V, V_{FB} = V_{OUT} = +3.3V, T_{J} = -40^{\circ}C$  to  $+125^{\circ}C$ , typical values are at  $T_{A} \approx T_{J} = +25^{\circ}C$ , unless otherwise noted.) (Note 2)

PARAMETER	SYMBOL	CONDITIONS	MIN	TYP	MAX	UNITS	
GENERAL							
Input Voltage Range	V <sub>IN</sub>		2.3		5.5	V	
Shutdown Supply Current	I <sub>SHDN_25C</sub>	EN = low, T <sub>A</sub> = +25°C		0.1		μA	
Shuldown Supply Current	I <sub>SHDN_125</sub> C	EN = low, T <sub>A</sub> = +125°C		1		μΑ	
Input Supply Current	I <sub>Q_SKIP</sub>	SKIP mode, no switching T <sub>J</sub> = -40°C to +85°C		55	70	μA	
Input Supply Current	I <sub>Q_PWM</sub>	FPWM mode, no load		6		mA	
Active Discharge Resistance	R <sub>DISCHG</sub>			100		Ω	
Thermal Shutdown	T <sub>SHDN</sub>	Rising, 20°C hysteresis		+165		°C	
H-BRIDGE							
Output Voltage Range	V <sub>OUT</sub>	I <sup>2</sup> C programmable (12.5mV step)	2.60		4.1875	V	
		VOUT_DVS_L[6:0] = 0x38		3.3			
Default Output Voltage		VOUT_DVS_H[6:0] = 0x40, MAX77801EWP only		3.4		V	
		VOUT_DVS_H[6:0] = 0x5C, MAX77801ETP only	3.75				
Output Voltage Accuracy	V <sub>OUT_ACC1</sub>	PWM mode, VOUT_DVS_x[6:0 ] = 0x40, no load T <sub>J</sub> = +25°C	-1.0		+1.0	%	
	V <sub>OUT_ACC2</sub>	SKIP mode, VOUT_DVS_x[6:0] = 0x40, no load, T <sub>J</sub> = +25°C	-1.0		+4.5	/0	

### **Buck-Boost Electrical Characteristics (continued)**

 $(V_{SYS} = V_{IN} = +3.8V, V_{FB} = V_{OUT} = +3.3V, T_{J} = -40^{\circ}C$  to  $+125^{\circ}C$ , typical values are at  $T_{A} \approx T_{J} = +25^{\circ}C$ , unless otherwise noted.) (Note 2)

PARAMETER	SYMBOL	CONDITIONS	MIN	TYP	MAX	UNITS
Line Regulation		V <sub>IN</sub> = 2.3V to 5.5V		0.200		%/V
Load Regulation		(Note 3)		0.125		%/A
Line Transient Response	Vos1 Vus1	$I_{OUT}$ = 1.5A, $V_{IN}$ changes from 3.4V to 2.9V in 25µs (20mV/µs), L = 1µH, $C_{OUT\_NOM}$ = 47µF (Note 3)		50		mV
Load Transient Response	V <sub>OS2</sub> V <sub>US2</sub>	$V_{IN}$ = 3.4V, $I_{OUT}$ changes from 10mA to 1.5A in 15µs, L = 1µH, $C_{OUT\_NOM}$ = 47µF (Note 3)		50		mV
Output Voltage Ramp-Up		RU_SR = 0		12.5		mV/µs
Slew Rate		RU_SR = 1		25		ΠΙν/μς
Output Voltage Ramp-down		RD_SR = 0		3.125		ma\ //a
Slew Rate		RD_SR = 1		6.25		mV/µs
Typical Load Efficiency	ηΙΟUT_TYP	I <sub>OUT</sub> = 100mA, V <sub>IN</sub> = 3.6V (Note 3)		95		%
Peak Efficiency	ηΡΚ	(Note 3)		97		%
Marrian Outrot Ormant	I <sub>OUT(MAX)</sub>	2.8V ≤ V <sub>IN</sub> ≤ 5.5V	2000			0
Maximum Output Current	I <sub>OUT(MAX)</sub>	2.3V ≤ V <sub>IN</sub> < 2.8V	1000			- mA
LX1/2 Current Limit	I <sub>LIM_LX</sub>		3.70	4.70	5.70	Α
High-Side PMOS ON	R <sub>DSON</sub>	I <sub>LX</sub> = 100mA per switch, WLP		40		
Resistance	(PMOS)	I <sub>LX</sub> = 100mA per switch, TQFN		50		mΩ
Low-Side NMOS ON	R <sub>DSON</sub>	I <sub>LX</sub> = 100mA per switch, WLP		55		0
Resistance	(NMOS)	I <sub>LX</sub> = 100mA per switch, TQFN		65		mΩ
Switching Frequency	f <sub>SW</sub>	PWM mode, T <sub>A</sub> = +25°C	2.25	2.50	2.75	MHz
Turn-On Delay Time	ton_dly	From EN asserting to LX switching with bias ON		100		μs
Soft-Start Time	t <sub>SS</sub>	I <sub>OUT</sub> = 10mA		120		μs
Minimum Effective Output Capacitance	C <sub>EFF(MIN)</sub>	0A < I <sub>OUT</sub> < 2000mA		16		μF
	I <sub>LK_25</sub>	V <sub>LX1/2</sub> = 0V or 5.5V, V <sub>OUT</sub> = 5.5V, V <sub>SYS</sub> = V <sub>IN</sub> = 5.5V, T <sub>A</sub> = +25°C		0.1	1	
LX1, LX2 Leakage Current	I <sub>LK_125</sub>	V <sub>LX1/2</sub> = 0V or 5.5V, V <sub>OUT</sub> = 5.5V, V <sub>SYS</sub> = V <sub>IN</sub> = 5.5V, T <sub>A</sub> = +125°C		0.2		μΑ
POWER-OK COMPARATOR						
Output POK Trip Level		Rising threshold		80		%
Output FOR TIP Level		Falling threshold		75	·	%

### **Buck-Boost Electrical Characteristics (continued)**

 $(V_{SYS} = V_{IN} = +3.8V, V_{FB} = V_{OUT} = +3.3V, T_{J} = -40^{\circ}C$  to  $+125^{\circ}C$ , typical values are at  $T_{A} \approx T_{J} = +25^{\circ}C$ , unless otherwise noted.) (Note 2)

PARAMETER	SYMBOL	CONDITIONS	MIN	TYP	MAX	UNITS	
V <sub>SYS</sub> UNDERVOLTAGE LOC	KOUT						
V <sub>SYS</sub> Undervoltage Lockout	V <sub>UVLO_R</sub>	V <sub>SYS</sub> rising	2.375	2.50	2.625	V	
Threshold	V <sub>UVLO_F</sub>	V <sub>SYS</sub> falling (default)		2.05		V	
LOGIC AND CONTROL INPU	LOGIC AND CONTROL INPUTS						
Input Low Level	V <sub>IL</sub>	EN, DVS, $V_{SYS} \le 4.5V$ , $T_A = +25$ °C			0.4	V	
Input High Level	V <sub>IH</sub>	EN, DVS, V <sub>SYS</sub> ≤ 4.5V, T <sub>A</sub> = +25°C	1.2			V	
POK Output Low Voltage	V <sub>OL</sub>	I <sub>SINK</sub> = 1mA			0.4	V	
POK Output High Leakage	I <sub>OZH_25C</sub>	T <sub>J</sub> = +25°C	-1		+1	μA	
lozh_125C		T <sub>J</sub> = +125°C		0.1		μA	
INTERNAL PULLDOWN RESISTANCE							
EN, DVS	RPD	Pulldown resistor to GND	400	800	1600	kΩ	

### **I<sup>2</sup>C Electrical Characteristics**

 $(V_{SYS} = 3.8V, V_{IO} = 1.8V, T_J = -40^{\circ}C$  to +125°C, typical values are at  $T_A \approx T_J = +25^{\circ}C$ , unless otherwise noted.) (Note 2)

PARAMETER	SYMBOL	CONDITIONS	MIN	TYP	MAX	UNITS
POWER SUPPLY						
V <sub>IO</sub> Voltage Range	V <sub>IO</sub>		1.7		3.6	V
SDA AND SCL I/O STAGES						
SCL, SDA Input High Voltage	V <sub>IH</sub>		0.7 x V <sub>IO</sub>			V
SCL, SDA Input Low Voltage	V <sub>IL</sub>				0.3 x V <sub>IO</sub>	V
SCL, SDA Input Hysteresis	V <sub>HYS</sub>		(	0.05 x V <sub>I</sub> 0	0	V
SCL, SDA Input Current	I <sub>I</sub>	V <sub>IO</sub> = 3.8V	-10		+10	μA
SDA Output Low Voltage	V <sub>OL</sub>	I <sub>SINK</sub> = 20mA			0.4	V
SCL, SDA Input Capacitance	Cl			10		pF
Output Fall Time from V <sub>IO</sub> to 0.3 x V <sub>IO</sub>	t <sub>OF</sub>				120	ns
I <sup>2</sup> C-COMPATIBLE INTERFACE	TIMING (STANI	DARD, FAST, AND FAST MODE PLUS) (No	ote 3)			
Clock Frequency	f <sub>SCL</sub>				1000	kHz
Hold Time (REPEATED) START Condition	t <sub>HD;STA</sub>		0.26			μs
SCL Low Period	t <sub>low</sub>		0.5			μs
SCL High Period	t <sub>high</sub>		0.26			μs
Setup Time REPEATED START Condition	<sup>t</sup> su_sta		0.26			μs

### I<sup>2</sup>C Electrical Characteristics (continued)

 $(V_{SYS} = 3.8V, V_{IO} = 1.8V, T_J = -40^{\circ}C$  to +125°C, typical values are at  $T_A \approx T_J = +25^{\circ}C$ , unless otherwise noted.) (Note 2)

PARAMETER	SYMBOL	CONDITIONS	MIN	TYP	MAX	UNITS
DATA Hold Time	t <sub>HD_DAT</sub>		0			μs
DATA Setup Time	t <sub>SU_DAT</sub>		50			ns
Setup Time for STOP Condition	tsu_sto		0.26			μs
Bus-Free Time Between STOP and START	t <sub>BUF</sub>		0.5			μs
Capacitive Load for Each Bus Line	C <sub>B</sub>				550	pF
Maximum Pulse Width of Spikes That Must Be Sup- pressed by the Input Filter				50		ns
I <sup>2</sup> C-COMPATIBLE INTERFACE	TIMING (HIGH-	SPEED MODE, C <sub>B</sub> = 100pF) (Note 3)				
Clock Frequency	f <sub>SCL</sub>				3.4	MHz
Set-Up Time REPEATED START Condition	t <sub>SU_STA</sub>		160			ns
Hold Time (REPEATED) START Condition	t <sub>HD_STA</sub>		160			ns
CLK Low Period	t <sub>low</sub>		160			ns
CLK High Period	t <sub>high</sub>		60			ns
DATA Setup Time	tsu_dat		10			ns
DATA Hold Time	tHD_DAT			35		ns
SCL Rise Time (Note 3)	t <sub>RCL</sub>	T <sub>J</sub> = +25°C	10		40	ns
Rise Time of SCL Signal After REPEATED START Condition and After Acknowledge Bit	t <sub>RCL1</sub>	T <sub>J</sub> = +25°C	10		80	ns
SCL Fall Time	t <sub>FCL</sub>	T <sub>J</sub> = +25°C	10		40	ns
SDA Rise Time	t <sub>RDA</sub>	T <sub>J</sub> = +25°C			80	ns
SDA Fall Time	t <sub>FDA</sub>	T <sub>J</sub> = +25°C			80	ns
Setup Time for STOP Condition	t <sub>SU_STO</sub>		160			ns
Bus Capacitance	C <sub>B</sub>				100	pF
Maximum Pulse Width of Spikes That Must Be Sup- pressed by the Input Filter				10		ns

## I<sup>2</sup>C Electrical Characteristics (continued)

 $(V_{SYS} = 3.8V, V_{IO} = 1.8V, T_J = -40^{\circ}C$  to +125°C, typical values are at  $T_A \approx T_J = +25^{\circ}C$ , unless otherwise noted.) (Note 2)


PARAMETER	SYMBOL	CONDITIONS	MIN	TYP	MAX	UNITS	
I <sup>2</sup> C-COMPATIBLE INTERFACE TIMING (HIGH-SPEED MODE, C <sub>B</sub> = 400pF) (Note 3)							
Clock Frequency	f <sub>SCL</sub>				1.7	MHz	
Setup Time REPEATED START Condition	tsu_sta		160			ns	
Hold Time (REPEATED) START Condition	<sup>t</sup> HD_STA		160			ns	
SCL Low Period	t <sub>low</sub>		320			ns	
SCL High Period	t <sub>high</sub>		120			ns	
DATA Setup Time	tsu_dat		10			ns	
DATA Hold Time	t <sub>HD_DAT</sub>			75		ns	
SCL Rise Time	t <sub>RCL</sub>	T <sub>J</sub> = +25°C	20		80	ns	
Rise Time of SCL Signal After REPEATED START Condition and After Acknowledge Bit	<sup>t</sup> RCL1	T <sub>J</sub> = +25°C	20		160	ns	
SCL Fall Time	t <sub>FCL</sub>	T <sub>J</sub> = +25°C	20		80	ns	
SDA Rise Time	t <sub>RDA</sub>	T <sub>J</sub> = +25°C			160	ns	
SDA Fall Time	t <sub>FDA</sub>	T <sub>J</sub> = +25°C			160	ns	
Setup Time for STOP Condition	tsu_sto		160			ns	
Bus Capacitance	C <sub>B</sub>				400	pF	
Maximum Pulse Width of Spikes That Must Be Suppressed by the Input Filter	t <sub>SP</sub>			10		ns	


Note 2: Limits are 100% production tested at  $T_J = +25^{\circ}C$ . The device is tested under pulsed load conditions such that  $T_J \approx T_A$ . Limits over the operating temperature range are guaranteed through correlation using statistical quality control methods.


Note 3: Guaranteed by design. Not production tested.


### **Typical Operating Characteristics**


 $(V_{SYS} = V_{IN} = +3.8V, V_{FB} = V_{OUT} = +3.3V, T_A = +25^{\circ}C.)$ 


















### **Typical Operating Characteristics (continued)**


 $(V_{SYS} = V_{IN} = +3.8V, V_{FB} = V_{OUT} = +3.3V, T_A = +25^{\circ}C.)$ 
















500mV/div


20mV/div


### **Typical Operating Characteristics (continued)**


 $(V_{SYS} = V_{IN} = +3.8V, V_{FB} = V_{OUT} = +3.3V, T_A = +25^{\circ}C.)$ 















### **Bump/Pin Configurations**



### **Bump/Pin Description**

-		-	
20-BUMP WLP	20-PIN TQFN	NAME	FUNCTION
A1	5	$V_{SYS}$	System (Battery) Voltage Input. Bypass to AGND with a 10V, 1µF capacitor.
A2	6	DVS	Dynamic Voltage Scaling Logic Input. If not in use, then it must be connected to AGND.
A3, B3	8, 9	AGND	Analog ground.
A4	10	SDA	I <sup>2</sup> C Data I/O (High Impedance in Off State). A 1.5k $\Omega$ ~2.2k $\Omega$ of pullup resistor to V <sub>IO</sub> is required.
A5	11	SCL	I <sup>2</sup> C Clock Input (High Impedance in Off State). A 1.5k $\Omega$ ~2.2k $\Omega$ of pullup resistor to V <sub>IO</sub> is required.
B1	4	FB	Output Voltage Sense.
B2	7	POK	Power OK. Open-drain output asserted after buck-boost output reaches to 80% of output voltage. Polarity is factory-selectable option. Active high by default.
B4	12	EN	Active-High, Buck-Boost External Enable Input. An $800k\Omega$ internal pulldown resistance to the AGND.
B5	13	V <sub>IO</sub>	I <sup>2</sup> C Supply Voltage Input. Bypass to AGND with a 0.1μF capacitor. If not in use, connect to AGND.
C1, D1	2, 3	OUT	Output.
C2, D2	1, 20	LX2	Switching Node 2.
C3, D3	18, 19	PGND	Power Ground.
C4, D4	16, 17	LX1	Switching Node 1.
C5, D5	14, 15	IN	Input. Bypass to PGND with a 10V, 10µF capacitor.

#### **Detailed Description**

The MAX77801 is a synchronous step-up/step-down (buck-boost) DC-DC converter with integrated switches. The buck-boost operates on a supply voltage between 2.3V and 5.5V. Output voltage is configurable through I<sup>2</sup>C from 2.60V to 4.18V in 12.5mV steps. Factory-default startup voltage options of 3.3V, 3.4, and 3.75V are available (see the *Buck-Boost Electrical Characteristics* table).

#### **Buck-Boost Control Scheme**

The buck-boost converter operates using a 2.5MHz fixed-frequency pulse-width modulated (PWM) control scheme with current-mode compensation. The buck-boost utilizes an H-bridge topology using a single inductor and output capacitor.

The H-bridge topology has three switching phases. See Figure 1 for details.

- Φ1 switch period (Phase 1: HS1 = ON, LS2 = ON) stores energy in the inductor. Inductor current ramps up at a rate proportional to the input voltage divided by inductance: V<sub>IN</sub>/L.
- Φ2 switch period (Phase 2: HS1 = ON, HS2 = ON) ramps inductor current up or down depending on the differential voltage across the inductor: (V<sub>IN</sub> - V<sub>OUT</sub>)/L.
- Φ3 switch period (Phase 3: LS1 = ON, HS2 = ON)
  ramps inductor current down at a rate proportional to
  the output voltage divided by inductance: -V<sub>OLT</sub>/L.

Boost operation ( $V_{IN} < V_{OUT}$ ) utilizes phase 1 and phase 2 within a single clock period. See the representation of the inductor current waveform for boost mode operation in <u>Figure 1</u>.

Buck operation ( $V_{IN} > V_{OUT}$ ) utilizes phase 2 and phase 3 within a single clock period. See the representation of the inductor current waveform for buck mode operation in Figure 1.




Figure 1. Buck-Boost H-Bridge Topology




Figure 2. Buck-Boost Block Diagram

#### **Enable Control (EN)**

Raise the EN pin voltage above  $V_{IH}$  threshold to enable the buck-boost output. Lower EN below the  $V_{IL}$  threshold to disable it. EN has an internal  $800 \mathrm{k}\Omega$  (typ) pulldown resistor to GND. Clear the EN bit using the I<sup>2</sup>C interface to disable the internal pulldown (making EN high-impedance). The EN\_PD bit reset value is 1 (pulldown enabled). Therefore, the internal pulldown resistor is present whenever the MAX77801 starts up.

After the initial buck-boost startup, clear the EN bit through  $I^2C$  to disable the buck-boost output. Table 1 details the interaction between the EN pin and the EN bit.

Provide a valid  $V_{IO}$  and set the EN pin logic-high to enable the I<sup>2</sup>C serial interface. Serial reads and writes to the EN bit may happen only while  $V_{IO}$  is valid and EN is logic-high. Setting EN to logic-low disables the buck-boost (regardless of EN) and causes all registers to reset to default values.

Table 1. EN Logic

EN	EN BIT	I <sup>2</sup> C SERIAL INTERFACE	BUCK-BOOST OUTPUT
Low	X	Disabled	Disabled
High	0	Enabled	Disabled
High	1 (default)	Enabled	Enabled

#### **Dynamic Voltage Scaling (DVS)**

The MAX77801 includes a DVS feature that allows output voltage to change dynamically. The DVS pin status dictates whether the buck-boost regulates to V<sub>OUT\_DVS\_L</sub> or V<sub>OUT\_DVS\_H</sub>. When EN goes high, the DVS pin status latches until soft-start completes, so changes on DVS are ignored. Internal logic sets V<sub>OUT</sub> based on DVS input only after soft-start completion.

The buck-boost converter supports a programmable slew-rate control feature when increasing and decreasing the output voltage. The ramp-up slew rate can be set to  $12.5 \text{mV/}\mu\text{s}$  or  $25 \text{mV/}\mu\text{s}$  through RU\_SR bit. Also, the ramp-down slew rate can be set to  $3.125 \text{mV/}\mu\text{s}$  or  $6.25 \text{mV/}\mu\text{s}$  through RD\_SR bit.

#### **Soft-Start**

The IC implements a soft-start by reducing the peak inductor current limit ( $I_{LIM}_Lx$ ) for a fixed time. The soft-start time begins immediately after the startup delay ( $t_{ON}_DLy$ ). See Table 2 for details.

 $I_{LIM\_LX}$  reduces (according to <u>Table 2</u>) for  $t_{SS}$  after the buck-boost enables through either the EN pin or EN bit. Reducing the inductor current limit during startup controls inrush current from the supply input ( $I_{IN}$ ) and prevents droop caused by upstream source impedance.

#### Table 2. Soft-Start I<sub>LIM</sub>

I <sub>LIM_LX</sub> AFTER SOFT-START (A)	I <sub>LIM_LX_SS</sub> DURING SOFT-START (A)	t <sub>SS</sub> SOFT- START TIME (μs)
4.5	1.8	120




Figure 3. DVS Functional Block Diagram




Figure 4. Startup Waveform

#### **Burst Mode (Enhanced Load Response)**

The device implements a burst mode to service short-duration heavy load transients (burst loads). A summary of burst mode operation follows:

 If a heavy load transient happens that requires peak inductor current > I<sub>LIM\_LX</sub> to maintain regulation, then the buck-boost temporarily increases the peak inductor current limit from I<sub>LIM\_LX</sub> to I<sub>LIM\_LX\_HIGH</sub>. (See <u>Table 3</u>.) If the heavy load causes a peak inductor current
 I<sub>LIM\_LX</sub> for longer than 800µs (typ), then burst mode deactivates and the peak inductor current limit returns to I<sub>LIM\_LX</sub>.

#### Table 3. I<sub>LIM</sub> Levels

INDUCTOR CURRENT LIMIT DURING NORMAL OPERATION ILIM_LX (A)	INDUCTOR CURRENT LIMIT DURING BURST MODE ILIM_LX_HIGH(A)
4.5	5.5




Figure 5. Short-Circuit Waveform

#### Power-OK (POK) Output

The device features an open-drain POK output to monitor the output voltage. POK requires an external pullup resistor (typically  $10k\Omega$  to  $100k\Omega$ ).

POK is active-high by default. Use the POK\_POL bit to change the POK polarity to active-low. See the <u>Register</u> <u>Map</u> for details.

While POK\_POL = 1 (active-high, default state), POK goes high (high-impedance) after the buck-boost output increases above 80% of the target regulation voltage. POK goes low when the output drops below 75% of the target or when the buck-boost is disabled.

# Output Voltage Selection and Slew-Rate Control

Write the VOUT[6:0] bit field through I<sup>2</sup>C to configure the target output voltage (V<sub>OUT</sub>) between 2.60V and 4.18V in 12.5mV steps. The default value of VOUT[6:0] is factory programmable. See the <u>Buck-Boost Electrical Characteristics</u> table for the default V<sub>OUT</sub> associated with each orderable part number. Overwriting the default value through I<sup>2</sup>C sets a new target V<sub>OUT</sub> until registers reset.

Changing the VOUT[6:0] bit field while the buck-boost output is enabled causes the device to respond in the following way:

- V<sub>OUT</sub> ramps up at a rate set by RU\_SR (12.5mV/µs or 25mV/µs) when the V<sub>OUT</sub> target is *increased*.
- V<sub>OUT</sub> ramps down at a rate set by RD\_SR
   (3.125mV/µs or 6.25mV/µs) when the V<sub>OUT</sub> target is decreased.

See the  $\underline{\textit{Register Map}}$  for details about the RU\_SR and RD\_SR bits.

#### **Output Overvoltage Protection (OVP)**

The device has an internal output OVP circuit that monitors  $V_{OUT}$  for overvoltage faults. The buck-boost disables if the output exceeds the overvoltage threshold set by the OVP\_TH[1:0] bit field.

Disable OVP by programming OVP\_TH[1:0] to 0b00 using I $^2$ C. The default OVP threshold is 0b11 (120% of the target  $V_{OUT}$ ).

The OVP status bit continuously mirrors the status of the OVP circuit. See the *Register Map* for details.

#### Thermal Shutdown

The device has an internal thermal protection circuit that monitors die temperature. The buck-boost disables if the die temperature exceeds T<sub>SHDN</sub> (+165°C, typ). The buck-boost enables again after the die temperature cools by approximately 20°C.

The T<sub>SHDN</sub> status bit continuously mirrors the status of the thermal protection circuit. See the <u>Register Map</u> for details.

#### I<sup>2</sup>C Serial Interface

The device features a revision 3.0 l<sup>2</sup>C-compatible, 2-wire serial interface consisting of a bidirectional serial data line (SDA) and a serial clock line (SCL). The MAX77801 is a slave-only device that that relies on an external bus master to generate SCL. SCL clock rates from 0Hz to 3.4MHz are supported. l<sup>2</sup>C is an open-drain bus and, therefore, SDA and SCL require pullups (of  $500\Omega$  or greater).

The device's I<sup>2</sup>C communication controller implements 7-bit slave addressing. An I<sup>2</sup>C bus master initiates communication with the slave by issuing a START condition followed by the slave address. The slave address of the device is shown in Table 4.

The device uses 8-bit registers with 8-bit register addressing. They support standard communication protocols:

- Writing to a single register
- Writing to multiple sequential registers with an automatically incrementing data pointer
- · Reading from a single register
- Reading from multiple sequential registers with an automatically incrementing data pointer

For additional information on the I<sup>2</sup>C protocols, refer to the I<sup>2</sup>C specification that is freely available on the internet.

#### Table 4. I<sup>2</sup>C Slave Address

7-BIT SLAVE ADDRESS	8-BIT WRITE ADDRESS	8-BIT READ ADDRESS		
0x18	0x30	0x31		
0b 001 1000	0b 0011 0000	0b 0011 0001		

### **Applications Information**

#### **Inductor Selection**

Choose a  $1\mu H$  inductor with a saturation current of 7A or higher. Table 5 recommends inductors for the MAX77801. Always choose the inductor carefully by consulting the manufacturer's latest released data sheet.

#### **Input Capacitor Selection**

Choose the input capacitor ( $C_{IN}$ ) to be a  $10\mu F$  ceramic capacitor that maintains at least  $2\mu F$  of effective capacitance at its working voltage. Larger values improve the decoupling of the buck-boost.  $C_{IN}$  reduces the current peaks drawn from the battery or input power source and reduces switching noise in the device. Ceramic capacitors with X5R or X7R dielectric are highly recommended due to their small size, low ESR, and small temperature coefficients

All ceramic capacitors derate with DC bias voltage (effective capacitance goes down as DC bias goes up). Generally, small case size capacitors derate heavily as compared to larger case sizes (the 0603 case size performs better than the 0402). Consider the effective capacitance value carefully by consulting the manufacturer's data sheet.

#### **Output Capacitor Selection**

Sufficient output capacitance ( $C_{OUT}$ ) is required to keep the output-voltage ripple small and the regulation loop stable. Choose the effective  $C_{OUT}$  to be  $16\mu F$  (min). Considering the DC bias characteristic of ceramic capacitors, a 10V,  $47\mu F$  capacitor is recommended for most applications.

Effective  $C_{OUT}$  is the actual capacitance value seen by the buck-boost output during operation. Choose effective  $C_{OUT}$  carefully by considering the capacitor's initial tolerance, variation with temperature, and derating with DC bias.

Ceramic capacitors with X5R or X7R dielectric are highly recommended due to their small size, low ESR, and small temperature coefficients. All ceramic capacitors derate with DC bias voltage (effective capacitance goes down as DC bias goes up). Generally, small case size capacitors derate heavily as compared to larger case sizes (the 0603 case size performs better than the 0402). Consider the effective capacitance value carefully by consulting the manufacturer's data sheet.

#### **PCB Layout Guideline**

Careful circuit board layout is critical to achieve low switching power losses and clean, stable operation. Figure 8 shows an example PCB layout for the MAX77801 FC2QFN package. For the WLP package, an HDI (high density interconnect) PCB is required. Figure 6 shows an example HDI PCB layout for the MAX77801 WLP package.

When designing the PCB, follow these guidelines:

- Place the input capacitors (C<sub>IN</sub>) and output capacitors (C<sub>OUT</sub>) immediately next to the IN pin and OUT pin, respectively, of the IC. Since the IC operates at a high switching frequency, this placement is critical for minimizing parasitic inductance within the input and output current loops, which can cause high-voltage spikes and may damage the internal switching MOSFETs. See Figure 7 for an illustration.
- 2) Place the inductor next to the LX bumps/pins (as close as possible) and make the traces between the LX bumps/pins and the inductor short and wide to minimize PCB trace impedance. Excessive PCB impedance reduces converter efficiency. When routing LX traces on a separate layer (as in the examples), make sure to include enough vias to minimize trace impedance. Routing LX traces on multiple layers is recommended to further reduce trace impedance. Furthermore, do not make LX traces take up an excessive amount of area. The voltage on this node switches very quickly, and additional area creates more radiated emissions.

**Table 5. Suggested Inductors for Buck-Boost** 

MFGR.	SERIES	NOMINAL INDUCTANCE (µH)	TYPICAL DC RESISTANCE (mΩ)	CURRENT RATING (A) -30% (∆L/L)	CURRENT RATING (A) ∆T = 40°C RISE	DIMENSIONS L x W x H (mm)
Coilcraft	XAL4020-102MEB	1.0	13	9.0	9.6	4.0 x 4.0 x 2.1
Sumida	CDMT40D20HF-1R0NC	1.0	13	8.7	9.6	4.3 x 4.3 x 2.1

#### **MAX77801**

### 5.5V Input, 2A, High-Efficiency Buck-Boost Converter

- Prioritize the low-impedance ground plane of the PCB directly underneath the IC, C<sub>OUT</sub>, C<sub>IN</sub>, and inductor. Cutting this ground plane risks interrupting the switching current loops.
- 4) AGND must carefully connect to PGND on the PCB's low-impedance ground plane. Connect AGND to the low-impedance ground plane on the PCB (the same net as PGND) away from any critical loops.
- 5) The IC requires a quiet supply input (SYS) which is often the same net as IN. Carefully bypass SYS to AGND with a dedicated capacitor (CSYS) as close as possible to the IC. Route a dedicated trace
- between CSYS and the SYS bump/pin. Avoid connecting SYS directly to the nearest IN bumps/pins without dedicated bypassing.
- 6) Connect the FB bump/pin to the regulating point with a dedicated trace away from noisy nets such as LX1 and LX2.
- 7) Keep the power traces and load connections short and wide. This is essential for high converter efficiency.
- Do not neglect ceramic capacitor DC voltage derating. Choose capacitor values and case sizes carefully. See the <u>Output Capacitor Selection</u> section and refer to <u>Tutorial 5527</u> for more information.




Figure 6. PCB Layout Example (WLP)




Figure 7. Recommended Capacitor Placement




Figure 8. PCB Layout Example (TQFN)

#### **Serial Interface**

The I<sup>2</sup>C-compatible, 2-wire serial interface is used for regulator on/off control, setting output voltages, and other functions. See the *Register Map* section for details.

The I<sup>2</sup>C serial bus consists of a bidirectional serial-data line (SDA) and a serial clock (SCL). I<sup>2</sup>C is an open-drain bus. SDA and SCL require pullup resistors (500 $\Omega$  or greater). Optional 24 $\Omega$  resistors in series with SDA and SCL help to protect the device inputs from high voltage spikes on the bus lines. Series resistors also minimize crosstalk and undershoot on bus lines.

#### **System Configuration**

The I<sup>2</sup>C bus is a multimaster bus. The maximum number of devices that can attach to the bus is only limited by bus capacitance.

Figure 9 shows an example of a typical I<sup>2</sup>C system. A device on I<sup>2</sup>C bus that sends data to the bus is called a transmitter. A device that receives data from the bus is called a receiver. The device that initiates a data transfer and generates SCL clock signals to control the data transfer

is the master. Any device that is being addressed by the master is considered a slave. When the MAX77801 I<sup>2</sup>C-compatible interface is operating, it is a slave on I<sup>2</sup>C bus, and it can be both a transmitter and a receiver, too.

#### **Bit Transfer**

One data bit is transferred for each SCL clock cycle. The data on SDA must remain stable during the high portion of SCL clock pulse. Changes in SDA while SCL is high are control signals (START and STOP conditions).

#### **START and STOP Conditions**

When the I<sup>2</sup>C serial interface is inactive, SDA and SCL idle high. A master device initiates communication by issuing a START (S) condition. A START condition is a high-to-low transition on SDA with SCL high. A STOP (P) condition is a low-to-high transition on SDA, while SCL is high.

A START condition from the master signals the beginning of a transmission to the MAX77801. The master terminates transmission by issuing a NOT ACKNOWLEDGE (nA) followed by a STOP condition.




Figure 9. Functional Logic Diagram for Communications Controller




Figure 10. I<sup>2</sup>C Bit Transfer




Figure 11. START and STOP Conditions

STOP condition frees the bus. To issue a series of commands to the slave, the master may issue REPEATED START (Sr) commands instead of a STOP command in order to maintain control of the bus. In general, a REPEATED START command is functionally equivalent to a regular START command.

When a STOP condition or incorrect address is detected, the MAX77801 internally disconnects SCL from I<sup>2</sup>C serial interface until the next START condition, minimizing digital noise and feedthrough.

#### **Acknowledge**

Both I<sup>2</sup>C bus master and MAX77801 (slave) generate acknowledge bits when receiving data. The acknowledge bit is the last bit of each 9-bit data packet. To generate an ACKNOWLEDGE (A), the receiving device must pull SDA low before the rising edge of the acknowledge-related clock pulse (ninth pulse) and keep it low during the high period of the clock pulse. To generate a NOT ACKNOWLEDGE, the receiving device allows SDA to be pulled high before the rising edge of the acknowledge-related clock pulse and leaves it high during the high period of the clock pulse.

Monitoring the acknowledge bits allows for detection of unsuccessful data transfers. An unsuccessful data transfer occurs if a receiving device is busy or if a system fault has occurred. In the event of an unsuccessful data transfer, the bus master should reattempt communication at a later time.

#### Slave Address

The I<sup>2</sup>C slave address of the MAX77801 is shown in Table 3.

#### **Clock Stretching**

In general, the clock signal generation for the I<sup>2</sup>C bus is the responsibility of the master device. I<sup>2</sup>C specification allows slow slave devices to alter the clock signal by holding down the clock line. The process in which a slave device holds down the clock line is typically called clock stretching. The MAX77801 does not use any form of clock stretching to hold down the clock line.

#### **General Call Address**

The MAX77801 does not implement the I<sup>2</sup>C specification called general call address. If the MAX77801 sees a general call address (00000000b), it does not issue an ACKNOWLEDGE.

#### **Communication Speed**

The MAX77801 provides  $I^2C$  3.0-compatible (3.4MHz) serial interface.

- I2C revision 3-compatible serial communications channel
  - 0Hz to 100kHz (standard mode)
  - · 0Hz to 400kHz (fast mode)
  - 0Hz to 1MHz (fast mode plus)
  - 0Hz to 3.4MHz (high-speed mode)
- Does not utilize I<sup>2</sup>C clock stretching

Operating in standard mode, fast mode, and fast mode plus does not require any special protocols. The main consideration when changing the bus speed through this range is the combination of the bus capacitance and pullup resistors. Higher time constants created by the bus capacitance and pullup resistance (C x R) slow the bus operation. Therefore, when increasing bus speeds, the pullup resistance must be decreased to maintain a reasonable time constant. Refer to the Pullup Resistor Sizing section of I2C revision 3.0 specification for detailed guidance on the pullup resistor selection. In general, for bus capacitances of 200pF, a 100kHz bus needs 5.6kΩ pullup resistors, a 400kHz bus needs about a 1.5kΩ pullup resistors, and a 1MHz bus needs  $680\Omega$  pullup resistors. Note that the pullup resistor is dissipating power when the open-drain bus is low. The lower the value of the pullup resistor, the higher the power dissipation (V2/R).

Table 6. I<sup>2</sup>C Slave Address

SLAVE AD-	SLAVE AD-	SLAVE AD-	
DRESS (7 BIT)	DRESS (WRITE)	DRESS (READ)	
001 1000	0x30 (0011 0000)	0x31 (0011 0001)	




Figure 12. Slave Address Byte Example

#### **MAX77801**

### 5.5V Input, 2A, High-Efficiency Buck-Boost Converter

Operating in high-speed mode requires some special considerations. For the full list of considerations, refer to the  $I^2C$  3.0 specification. The major considerations with respect to the MAX77801 are:

- I2C bus master uses current source pullups to shorten the signal rise times.
- I<sup>2</sup>C slave must use a different set of input filters on its SDA and SCL lines to accommodate for the higher bus speed.
- The communication protocols need to utilize the high-speed master code.

At power-up and after each STOP condition, the MAX77801 input filters are set for standard mode, fast mode, or fast mode plus (i.e., 0Hz to 1MHz). To switch the input filters for high-speed mode, use the high-speed master code protocols that are described in the *Communication Protocols* section.

#### **Communication Protocols**

The MAX77801 supports both writing and reading from its registers. The following sections show the I<sup>2</sup>C communication protocols for each functional block. The power block uses the same communications protocols.

#### Writing to a Single Register

<u>Figure 13</u> shows the protocol for I<sup>2</sup>C master device to write one byte of data to the MAX77801. This protocol is the same as SMBus specification's write byte protocol.

The write byte protocol is as follows:

- 1. The master sends a START command.
- The master sends the 7-bit slave address followed by a write bit (R/W 0).
- 3. The addressed slave asserts an ACKNOWLEDGE by pulling SDA low.
- 4. The master sends an 8-bit register pointer.
- 5. The slave acknowledges the register pointer.
- 6. The master sends a data byte.

- 7. The slave acknowledges the data byte. At the rising edge of SCL, the data byte will be loaded into its target register and the data becomes active.
- 8. The master sends a STOP condition or a REPEATED START condition. Issuing a STOP ensures that the bus input filters are set for 1MHz or slower operation. Issuing a REPEATED START leaves the bus input filters in their current state.

#### Writing to a Sequential Register

<u>Figure 14</u> shows the protocol for writing to a sequential registers. This protocol is similar to the write byte protocol, except the master continues to write after it receives the first byte of data. When the master is done writing, it issues a STOP or REPEATED START. The writing to sequential registers protocol is as follows:

- 1. The master sends a START command.
- 2. The master sends the 7-bit slave address followed by a write bit  $(R/\overline{W} = 0)$ .
- 3. The addressed slave asserts an ACKNOWLEDGE by pulling SDA low.
- 4. The master sends an 8-bit register pointer.
- 5. The slave acknowledges the register pointer.
- 6. The master sends a data byte.
- 7. The slave acknowledges the data byte. At the rising edge of SCL, the data byte will be loaded into its target register and the data becomes active.
- Steps 6 to 7 are repeated as many times as the master requires. During the last acknowledge related clock pulse, the slave can issue an ACKNOWLEDGE.
- The master sends a STOP condition or a REPEATED START condition. Issuing a STOP ensures that the bus input filters are set for 1MHz or slower operation. Issuing a REPEATED START leaves the bus input filters in their current state.




Figure 13. Writing to a Single Register with Write Byte Protocol




Figure 14. Writing to Sequential Registers X to N

# Writing Multiple Bytes Using Register-Data Pairs

Figure 15 shows the protocol for the I<sup>2</sup>C master device to write multiple bytes to the MAX77801 using register-data pairs. This protocol allows I<sup>2</sup>C master device to address the slave only once and then send data to multiple registers in a random order. Registers can be written continuously until the master issues a STOP condition.

The multiple byte register-data pair protocol is as follows:

- 1. The master sends a START command.
- 2. The master sends the 7-bit slave address followed by a write bit.

- 3. The addressed slave asserts an ACKNOWLEDGE by pulling SDA low.
- 4. The master sends an 8-bit register pointer.
- 5. The slave acknowledges the register pointer.
- 6. The master sends a data byte.
- The slave acknowledges the data byte. At the rising edge of SCL, the data byte will be loaded into its target register and the data becomes active.
- 8. Steps 4 to 7 are repeated as many times as the master requires.
- 9. The master sends a STOP condition.




Figure 15. Writing to Multiple Registers with Multiple Byte Register-Data Pairs Protocol

#### Reading from a Single Register

The I<sup>2</sup>C master device reads one byte of data to the MAX77801. This protocol is the same as SMBus specification's read byte protocol.

The read byte protocol is as follows:

- The master sends a START command.
- 2. The master sends the 7-bit slave address followed by a write bit  $(R/\overline{W} = 0)$ .
- 3. The addressed slave asserts an ACKNOWLEDGE by pulling SDA low.
- 4. The master sends an 8-bit register pointer.
- 5. The slave acknowledges the register pointer.
- 6. The master sends a REPEATED START command.
- 7. The master sends the 7-bit slave address followed by a read bit  $(R/\overline{W} = 1)$ .
- 8. The addressed slave asserts an ACKNOWLEDGE by pulling SDA low.
- 9. The addressed slave places 8 bits of data on the bus from the location specified by the register pointer.
- 10. The master issues a NOT ACKNOWLEDGE.
- 11. The master sends a STOP condition or a REPEATED START condition. Issuing a STOP ensures that the bus input filters are set for 1MHz or slower operation. Issuing a REPEATED START leaves the bus input filters in their current state.

#### Reading from a Sequential Register

<u>Figure 16</u> shows the protocol for reading from sequential registers. This protocol is similar to the read byte protocol except the master issues an ACKNOWLEDGE to signal

the slave that it wants more data. When the master has all the data it requires, it issues a NOT ACKNOWLEDGE and a STOP to end the transmission.

The continuous read from sequential registers protocol is as follows:

- 1. The master sends a START command.
- 2. The master sends the 7-bit slave address followed by a write bit  $(R/\overline{W} = 0)$ .
- The addressed slave asserts an ACKNOWLEDGE by pulling SDA low.
- 4. The master sends an 8-bit register pointer.
- The slave acknowledges the register pointer.
- 6. The master sends a REPEATED START command.
- 7. The master sends the 7-bit slave address followed by a read bit  $(R/\overline{W} = 1)$ .
- The addressed slave asserts an ACKNOWLEDGE by pulling SDA low.
- The addressed slave places 8-bits of data on the bus from the location specified by the register pointer.
- The master issues an ACKNOWLEDGE signaling the slave that it wishes to receive more data.
- 11. Steps 9 to 10 are repeated as many times as the master requires. Following the last byte of data, the master must issue a NOT ACKNOWLEDGE to signal that it wishes to stop receiving data.
- 12. The master sends a STOP condition or a REPEATED START condition. Issuing a STOP ensures that the bus input filters are set for 1MHz or slower operation. Issuing a REPEATED START leaves the bus input filters in their current state.




Figure 16. Reading Continuously from Sequential Registers X to N

#### **Engaging HS Mode for Operation Up to 3.4MHz**

<u>Figure 17</u> shows the protocol for engaging HS mode operation. HS mode operation allows for a bus operating speed up to 3.4MHz.

The engaging HS mode protocol is as follows:

- Begin the protocol while operating at a bus speed of 1MHz or lower
- 2. The master sends a START command.
- 3. The master sends the 8-bit master code of 00001xxxb where xxxb are don't care bits.

- 4. The addressed slave issues a NOTACKNOWLEDGE.
- 5. The master can now increase its bus speed up to 3.4MHz and issue any read/write operation.

The master may continue to issue high-speed read/write operations until a STOP is issued. Issuing a STOP (P) ensures that the bus input filters are set for 1MHz or slower operation.

### Registers

#### **Register Reset Conditions**

• Type O: Registers are reset when V<sub>SYS</sub> < V = low




Figure 17. Engaging HS Mode

### **Register Map**

### **Register Reset Conditions**

Registers reset to their default values when either of the following conditions become true:

- Undervoltage Lockout (V<sub>SYS</sub> < V<sub>UVLO\_F</sub>)
- Device Disabled (EN = logic low)

#### MAX77801 Registers

I<sup>2</sup>C Device Address: 0x30/0x31 (7-bit)

ADDRESS	NAME	ACCESS	MSB							LSB	RESET
0x00	DEVICE_ID	R		RESERVED							_
0x01	STATUS	R		RESERV	ED		TSHDN	POKn	OVP	OCP	0x00
0x02	CONFIG1	R/W	RESERVED	RESERVED	RU_SR	RD_SR	OVP_T	H[1:0]	AD	FPWM	0x0E
0x03	CONFIG2	R/W	RESERVED	EN	EN_PD	POK_POL		RESE	RVED		0x70
0x04	VOUT_DVS_L	R/W	RESERVED			VOUT_E	OVS_L[6:0	]			0x38
0x05	VOUT_DVS_H	R/W	RESERVED VOUT_DVS_H[6:0]					0x40 0x5C			
0x09-0xFF											

### **Register Details**

#### DEVICE ID (0x00)

BIT	7	6	5	4	3	2	1	0
FIELD		RESERVED[7:0]						
RESET		_						
ACCESS	Read Only							

BIT FIELD	BITS	DESCRIPTION	DECODE		
RESERVED	7:0	Reserved. Bits for internal use only.	N/A		

### STATUS (0x01)

BIT	7	6	5	4	3	2	1	0
FIELD		RESER\	/ED[7:4]		TSHDN	POKn	OVP	OCP
RESET		0b0	000		0b0	0b0	0b0	0b0
ACCESS		Read	Only		Read Only	Read Only	Read Only	Read Only

BIT FIELD	BITS	DESCRIPTION	DECODE		
RESERVED	7:4	Reserved. Reads are don't care.	N/A		
TSHDN	3	Thermal Shutdown Status.	0 = Junction Temperature OK (TJ < T <sub>SHDN</sub> ) 1 = Thermal Shutdown (TJ ≥ T <sub>SHDN</sub> )		
POKn	2	Power-OK Status.	0 = Output OK (V <sub>OUT</sub> > 80% of target) 1 = Output not OK (V <sub>OUT</sub> < 75% of target) or disabled.		
OVP	1	Output Overvoltage Status.	0 = Output OK (V <sub>OUT</sub> < the OVP threshold set by OVP_ TH[1:0]) or disabled. 1 = Output overvoltage. V <sub>OUT</sub> > the OVP threshold set by OVP_TH[1:0].		
OCP	0	Overcurrent Status.	0 = Current OK 1 = Overcurrent		

### **CONFIG1 (0x02)**

BIT	7	6	5	4	3	2	1	0
FIELD	RESE	RVED	RU_SR	SR RD_SR OVP_TH[1:0]		AD	FPWM	
RESET	0b	000	0b0	0b0	0b11		0b1	0b0
ACCESS	Read	, Write	Read, Write	Read, Write	Read, Write		Read, Write	Read, Write

BIT FIELD	BITS	DESCRIPTION	DECODE
RESERVED	7:6	Reserved. Bit is a don't care.	N/A
RU_SR	5	V <sub>OUT</sub> Rising Ramp Rate Control. V <sub>OUT</sub> increases with this slope whenever the output voltage target is modified upwards while the converter is enabled.	0 = +12.5mV/μs 1 = +25mV/μs
RD_SR	4	V <sub>OUT</sub> Falling Ramp Rate Control. V <sub>OUT</sub> decreases with this slope whenever the output voltage target is modified downwards while the converter is enabled.	0 = -3.125mV/μs 1 = -6.25mV/μs
OVP_TH[1:0]	3:2	V <sub>OUT</sub> Overvoltage Protection (OVP) Threshold Control.	00 = No OVP (protection disabled) 01 = 110% of V <sub>OUT</sub> target 10 = 115% of V <sub>OUT</sub> target 11 = 120% of V <sub>OUT</sub> target
AD	1	Output Active Discharge Resistor Enable.	0 = Disabled 1 = Enabled
FPWM	0	Converter Mode Control.	0 = SKIP Mode 1 = Forced PWM (FPWM) Mode

### **CONFIG2 (0x03)**

BIT	7	6	5	4	3	2	1	0
FIELD	RESERVED	BB_EN	EN_PD	POK_POL	RESERVED			
RESET	0b0	0b1	0b1	0b1		0b0000		
ACCESS	Read, Write	Read, Write	Read, Write	Read, Write		Read	, Write	

BIT FIELD	BITS	DESCRIPTION	DECODE
RESERVED	7	Reserved. Bit is a don't care.	N/A
EN	6	Buck-boost output software enable control. See Table 1.	While EN (pin) = Logic low: 0 or 1 = Output disabled  While EN (pin) = Logic high: 0 = Output disabled 1 = Output enabled
PD	5	EN Input Pulldown Resistor Enable Control.	0 = Pulldown disabled 1 = Pulldown enabled
POK_POL	4	Power-OK (POK) output pin polarity control.	0 = Active low 1 = Active high
RESERVED	3:0	Reserved. Bitfield is a don't care.	N/A

### VOUT\_DVS\_L (0x04)

BIT	7	6	5	4	3	2	1	0
FIELD	RESERVED	VOUT[6:0]						
RESET	0b0	0b0	0b1	0b1	0b1	0b0	0b0	0b0
ACCESS	Read, Write	Read, Write						

BIT FIELD	BITS	DESCRIPTION	DECODE
RESERVED	7	Reserved. Bit is a don't care.	N/A
VOUT	6:0	Output Voltage Control. Sets the V <sub>OUT</sub> target. Configurable in 12.5mV per LSB from 0x00 (2.60V) to 0x7F (4.1875V).  The default value of this register is preset. See the Ordering Information table. Overwriting the default value sets a new target output voltage.	0x00 = 2.60V 0x01 = 2.6125V 0x02 = 2.6250V  0x38 = 3.30V  0x40 = 3.40V  0x7E = 4.1750V 0x7F = 4.1875V

### VOUT\_DVS\_H (0x05)

BIT	7	6	5	4	3	2	1	0
FIELD	RESERVED				VOUT[6:0]			
RESET (WLP)	0b0	0b1	0b0	0b0	0b0	0b0	0b0	0b0
RESET (TQFN)	0b0	0b1	0b0	0b1	0b1	0b1	0b0	0b0
ACCESS	Read, Write	Read, Write						

BIT FIELD	BITS	DESCRIPTION	DECODE
RESERVED	7	Reserved. Bit is a don't care.	N/A
VOUT	6:0	Output Voltage Control. Sets the V <sub>OUT</sub> target. Configurable in 12.5mV per LSB from 0x00 (2.60V) to 0x7F (4.1875V).  The default value of this register is preset. See the Ordering Information table. Overwriting the default value sets a new target output voltage.	0x00 = 2.60V 0x01 = 2.6125V 0x02 = 2.6250V  0x40 = 3.40V  0x5C = 3.75V  0x7E = 4.1750V 0x7F = 4.1875V

### **Ordering Information**

PART	DEFAULT V <sub>OUT</sub>	PIN-PACKAGE
MAX77801EWP+T	3.3V/3.4V	20 WLP
MAX77801ETP+T	3.3V/3.75V	20 TQFN

<sup>+</sup>Denotes a lead(Pb)-free/RoHS-compliant package. T = Tape and reel.

### **Package Information**

For the latest package outline information and land patterns (footprints), go to <a href="www.maximintegrated.com/packages">www.maximintegrated.com/packages</a>. Note that a "+", "#", or "-" in the package code indicates RoHS status only. Package drawings may show a different suffix character, but the drawing pertains to the package regardless of RoHS status.

PACKAGE TYPE	PACKAGE CODE	OUTLINE NO.	LAND PATTERN NO.	
20 WLP	W201F2+1	21-0771	Refer to Application Note 1891	
20 TQFN	T2044-3C	21-0139	90-0037	

### **Revision History**

REVISION NUMBER	REVISION DATE	DESCRIPTION	PAGES CHANGED
0	2/15	Initial release	_
1	4/17	Added MAX77801ETP TQFN package information, updated <i>Benefits and Features</i> section, updated <i>Communication Protocals</i> sections, updated Figures 10—12, updated tables for <i>Package Thermal Characteristics</i> , <i>Buck-Boost Electrical Characteristics</i> , <i>Register Map</i> , <i>VOUT_DVS_H</i> , <i>Ordering Information</i> , and <i>Package Information</i>	1–3, 8, 14–19, 23, 24
2	2/18	Corrected a typo in Figure 5	11
3	3/18	Added MAX77801ETP default V <sub>OUT</sub> to <i>Electrical Characteristics</i> table	2
4	10/19	Updated front page, Typical Operating Characteristics, Bump/Pin Configuration, Detailed Description, Applications Information, PCB Layout Guidelines, Figures 1-8, Register Map, Ordering Information table, deleted original Note 1 and renumbered remaining Notes	1–3, 7–11, 19–24
5	11/19	Replaced Typical Application Circuit Figure, updated Absolute Maximum Ratings, updated EC Globals, Buck-Boost Electrical Characteristics table and I <sup>2</sup> C Electrical Characteristics table, updated Note 2, updated sub title for Typical Operating Characteristics, updated Bump/Pin Configurations figure and Bump/Pin Description table, updated Figure 2, replaced OUTS with FB in the PCB Layout Guideline section, updated Figures 6 and 8	1–10, 12, 17, 18
6	7/22	Updated Register Map	26–28

