

### **General Description**

The MAX9396 consists of a 2:1 multiplexer and a 1:2 demultiplexer with loopback. The multiplexer section (channel B) accepts two differential inputs and generates a single differential output. The demultiplexer section (channel A) accepts a single differential input and generates two parallel differential outputs. The MAX9396 features a loopback mode that connects the input of channel A to the output of channel B and connects the selected input of channel B to the outputs of channel A.

The differential inputs of the MAX9396 accept CML/LVPECL levels and can also accept LVDS inputs with common-mode voltages from +0.6V to (VCC -0.05V). The differential outputs are LVDS compatible and drive  $100\Omega$  loads.

Three LVCMOS/LVTTL logic inputs control the internal connections between inputs and outputs, one for the multiplexer portion of channel B (BSEL), and the other two for loopback control of channels A and B (LB\_SELA and LB\_SELB). Independent enable inputs for each differential output pair provide additional flexibility.

Fail-safe circuitry forces the outputs to a differential low condition for undriven inputs or when the commonmode voltage is below +0.6V.

Ultra-low 57ps<sub>P-P</sub> (typ) pseudorandom bit sequence (PRBS) jitter ensures reliable communications in highspeed links that are highly sensitive to timing error, especially those incorporating clock-and-data recovery, or serializers and deserializers. The high-speed switching performance guarantees 1.25Gbps operation and less than 87ps (max) skew between channels.

The MAX9396 is available in a 32-pin TQFP package and is specified over the -40°C to +85°C extended temperature range.

## **Applications**

High-Speed Telecom/Datacom Equipment Central Office Backplane Clock Distribution **DSLAMs** 

**Protection Switching** 

Fault-Tolerant Systems

Pin Configuration and Functional Diagram appear at end of data sheet.

#### **Features**


- ♦ Guaranteed 1.25Gbps Operation with 450mV (min) **Differential Output Swing**
- ♦ Integrated 100 $\Omega$  Resistors on Differential Inputs
- **♦ Simultaneous Loopback Control**
- ◆ 2ps(RMS) (max) Random Jitter
- ♦ AC Specifications Guaranteed for 150mV **Differential Input**
- ♦ Signal Inputs Accept Any Differential Signals with  $V_{CM} = +0.6V$  to  $(V_{CC} - 0.05V)$
- ♦ LVDS Outputs for Clock or High-Speed Data
- ♦ Low-Level Input Fail-Safe Detection
- ♦ +3.0V to +3.6V Supply Voltage Range
- **♦ LVCMOS/LVTTL Logic Inputs**

### **Ordering Information**

PART	TEMP RANGE	PIN- PACKAGE	PKG CODE
MAX9396EHJ+	-40°C to +85°C	32 TQFP	H32-1

<sup>+</sup>Denotes a lead-free package.

## **Typical Operating Circuit**



MIXIM

Maxim Integrated Products 1

### **ABSOLUTE MAXIMUM RATINGS**

V <sub>CC</sub> to GND	0.3V to +4.1V
IN, ĪN, OUT, OUT, EN, BSEL, LB_S	SEL_
to GND0.3V	to $(V_{CC} + 0.3V)$
IN to IN	±3V
Short-Circuit Duration (OUT, OUT)	Continuous
Continuous Power Dissipation ( $T_A = +70$ °C)	
32-Pin TQFP (derate 13.1mW/°C above +70°C	c)1047mW
Junction-to-Ambient Thermal Resistance in Still A	Air
32-Pin TQFP	+76.4°C/W

Operating Temperature Range	40°C to +85°C
Junction Temperature	+150°C
Storage Temperature Range	65°C to +150°C
ESD Protection (Human Body Model)	
(IN, ĪN, OUT, OUT, EN	
Lead Temperature (soldering, 10s)	+300°C

Stresses beyond those listed under "Absolute Maximum Ratings" may cause permanent damage to the device. These are stress ratings only, and functional operation of the device at these or any other conditions beyond those indicated in the operational sections of the specifications is not implied. Exposure to absolute maximum rating conditions for extended periods may affect device reliability.

### DC ELECTRICAL CHARACTERISTICS

 $(V_{CC} = +3.0 \text{V to } +3.6 \text{V}, \ R_L = 100 \Omega \ \pm 1\%, \ EN\_\_ = V_{CC}, \ V_{CM} = +0.6 \text{V to } (V_{CC} - 0.05 \text{V}), \ T_A = -40 ^{\circ}\text{C} \ \text{to } +85 ^{\circ}\text{C}, \ \text{unless otherwise noted.}$  Typical values are at  $V_{CC} = +3.3 \text{V}, \ |V_{ID}| = 0.2 \text{V}, \ V_{CM} = +1.2 \text{V}, \ T_A = +25 ^{\circ}\text{C}.)$  (Notes 1, 2, and 3)

PARAMETER	SYMBOL	CONDITIONS	MIN	TYP	MAX	UNITS
LVCMOS/LVTTL INPUTS (EN,	BSEL, LB_S	EL_)	1			•
Input High Voltage	VIH		2.0		Vcc	V
Input Low Voltage	VIL		0		0.8	V
Input High Current	lін	$V_{IN} = +2.0V$ to $V_{CC}$	0		20	μΑ
Input Low Current	I <sub>IL</sub>	$V_{IN} = 0V \text{ to } +0.8V$	-1		+10	μΑ
DIFFERENTIAL INPUTS (IN, $\overline{\text{IN}}$	<u></u> )					
Differential Input Voltage	V <sub>ID</sub>	$V_{ILD} \ge 0V$ and $V_{IHD} \le V_{CC}$ , Figure 1	0.1		3.0	V
Input Common-Mode Range	V <sub>CM</sub>		0.6		V <sub>CC</sub> - 0.05	V
Single-Ended Input Current	I <sub>IN</sub> , I <sub>IN</sub>	$ V_{ID}  \le 3.0V$ $(V_{IN} = 0V \text{ to } +V_{CC}, IN\_\_, \text{ or } \overline{IN}\_\_ \text{ open})$	-15		+200	μA
Differential Input Termination	R <sub>IN</sub>	IN_ to IN_	80	100	120	Ω
LVDS OUTPUTS (OUT, OUT	_)					
Differential Output Voltage	V <sub>OD</sub>	$R_L = 100\Omega$ , Figure 2	450	540	600	mV
Change in Magnitude of V <sub>OD</sub> Between Complementary Output States	ΔV <sub>OD</sub>	Figure 2			50	mV
Offset Common-Mode Voltage	Vos	Figure 2	1.4	1.5	1.6	V
Change in Magnitude of VOS Between Complementary Output States	ΔV <sub>OS</sub>	Figure 2			50	mV

### DC ELECTRICAL CHARACTERISTICS (continued)

 $(V_{CC} = +3.0V \text{ to } +3.6V, R_L = 100\Omega \pm 1\%, EN_{\_} = V_{CC}, V_{CM} = +0.6V \text{ to } (V_{CC} - 0.05V), T_A = -40^{\circ}C \text{ to } +85^{\circ}C, unless otherwise noted. Typical values are at <math>V_{CC} = +3.3V, |V_{ID}| = 0.2V, V_{CM} = +1.2V, T_A = +25^{\circ}C.)$  (Notes 1, 2, and 3)

PARAMETER	SYMBOL	со	NDITIONS	MIN	TYP	MAX	UNITS
Output Chart Circuit Current		Via +100mV	V <sub>OUT</sub> or V <sub>OUT</sub> = 0V		28	40	
Output Short-Circuit Current (Output(s) Shorted to GND)	IIOSI	V <sub>ID</sub> = ±100mV (Note 4)	V <sub>OUT</sub> = V <sub>OUT</sub> = 0V		17	24	mA
Output Short-Circuit Current (Outputs Shorted Together)	II <sub>OSB</sub> I	$V_{ID} = \pm 100 \text{mV}, V_{O}$	UT = V <del>OUT</del> (Note 4)			12	mA
SUPPLY CURRENT							
		$R_L = 100\Omega$ , $EN_{\_}$	= V <sub>CC</sub>		56	75	
Supply Current	ICC	$R_L = 100\Omega, EN_{\_}$ 625MHz (1.25Gbp	= V <sub>CC</sub> , switching at s)		56	75	mA

#### AC ELECTRICAL CHARACTERISTICS

 $(V_{CC} = +3.0 \text{V to } +3.6 \text{V}, f_{\text{IN}} \le 625 \text{MHz}, t_{\text{R_IN}} = t_{\text{F_IN}} = 125 \text{ps}, R_{\text{L}} = 100\Omega \pm 1\%, |V_{\text{IDI}}| \ge 150 \text{mV}, V_{\text{CM}} = +0.6 \text{V to } (V_{\text{CC}} - 0.075 \text{V}), \text{EN}_{\text{L}} = V_{\text{CC}}, T_{\text{A}} = -40 ^{\circ} \text{C to } +85 ^{\circ} \text{C}, \text{ unless otherwise noted. Typical values are at } V_{\text{CC}} = +3.3 \text{V}, |V_{\text{IDI}}| = 0.2 \text{V}, V_{\text{CM}} = +1.2 \text{V}, f_{\text{IN}} = 625 \text{MHz}, T_{\text{A}} = +25 ^{\circ} \text{C}.) \text{ (Note 5)}$ 


PARAMETER	SYMBOL	CONDITIONS	MIN	TYP	MAX	UNITS
SEL to Switched Output	tswitch	Figure 3			1.1	ns
Disable Time to Differential Output Low	t <sub>PHD</sub>	Figure 4			1.7	ns
Enable Time to Differential Output High	<sup>t</sup> PDH	Figure 4			1.7	ns
Data Rate	fDR	V <sub>OD</sub> ≥ 450mV, 2 <sup>23</sup> - 1 PRBS	1.25			Gbps
Low-to-High Propagation Delay	tpLH	Figures 1, 5	250	340	630	ps
High-to-Low Propagation Delay	t <sub>PHL</sub>	Figures 1, 5	250	355	630	ps
Pulse Skew ltpLH - tpHLl	tskew	Figures 1, 5 (Note 6)		18	86	ps
Output Channel-to-Channel Skew	tccs	Figure 6 (Note 7)			87	ps
Output Low-to-High Transition Time (20% to 80%)	t <sub>R</sub>	f <sub>IN</sub> = 100MHz, Figures 1, 5	170	220	350	ps
Output High-to-Low Transition Time (80% to 20%)	tF	f <sub>IN_</sub> = 100MHz, Figures 1, 5	170	210	350	ps
Added Random Jitter	t <sub>RJ</sub>	f <sub>IN_</sub> = 625MHz, clock pattern (Note 8)		0.45	2	ps(RMS)
Added Deterministic Jitter	tDJ	1.25Gbps, 2 <sup>23</sup> - 1 PRBS (Note 8)		57	120	psp-p


- Note 1: Measurements obtained with the device in thermal equilibrium. All voltages referenced to GND except V<sub>ID</sub>, V<sub>OD</sub>, and  $\Delta$ V<sub>OD</sub>.
- Note 2: Current into the device defined as positive. Current out of the device defined as negative.
- Note 3: DC parameters are production tested at TA = +25°C and guaranteed by design and characterization for TA = -40°C to +85°C.
- Note 4: Current through either output.
- Note 5: Guaranteed by design and characterization. Limits set at ±6 sigma.
- Note 6: t<sub>SKEW</sub> is the magnitude difference of differential propagation delays for the same output over the same condtions. t<sub>SKEW</sub> = lt<sub>PHL</sub> t<sub>PLH</sub>l.
- Note 7: Measured between outputs of the same device at the signal crossing points for a same-edge transition under the same conditions. Does not apply to loopback mode.
- Note 8: Device jitter added to the differential input signal.





## **Typical Operating Characteristics**


 $(V_{CC} = +3.3V, |V_{ID}| = 0.2V, V_{CM} = +1.2V, T_A = +25^{\circ}C, f_{IN} = 6.25MHz, Figure 5.)$ 











## Pin Description

PIN	NAME	FUNCTION
1, 2, 3, 30, 31, 32	N.C.	No Connection. Not internally connected.
4, 9, 20, 25	GND	Ground
5	ENB	Channel B Output Enable. Drive ENB high to enable the LVDS outputs for channel B. An internal $435k\Omega$ resistor to GND pulls ENB low when unconnected.
6	OUTB	Channel B LVDS Noninverting Output
7	OUTB	Channel B LVDS Inverting Output
8, 13, 24, 29	Vcc	Power-Supply Input. Bypass each $V_{CC}$ to GND with a $0.1\mu F$ and $0.01\mu F$ ceramic capacitor. Install both bypass capacitors as close as possible to the device, with the $0.01\mu F$ capacitor closest to the device.
10	ĪNB0	LVPECL/CML Inverting Input. An internal $68k\Omega$ resistor to GND pulls the input low when unconnected.
11	INB0	LVPECL/CML Noninverting Input. An internal $68k\Omega$ resistor to GND pulls the input low when unconnected.
12	LB_SELB	Loopback Select for Channel B Output. Connect LB_SELB to GND or leave unconnected to reproduce the INB_ ( $\overline{\text{INB}}$ ) differential inputs at OUTB ( $\overline{\text{OUTB}}$ ). Connect LB_SELB to V <sub>CC</sub> to loop back the INA ( $\overline{\text{INA}}$ ) differential inputs to OUTB ( $\overline{\text{OUTB}}$ ). An internal 435k $\Omega$ resistor to GND pulls LB_SELB low when unconnected.
14	ĪNB1	LVPECL/CML Inverting Input. An internal $68k\Omega$ resistor to GND pulls the input low when unconnected.
15	INB1	LVPECL/CML Noninverting Input. An internal $68k\Omega$ resistor to GND pulls the input low when unconnected.
16	BSEL	Channel B Multiplexer Control Input. Selects the differential input to reproduce at the B channel differential output. Connect BSEL to GND or leave unconnected to select the INB0 ( $\overline{\text{INB0}}$ ) set of inputs. Connect BSEL to V <sub>CC</sub> to select the INB1 ( $\overline{\text{INB1}}$ ) set of inputs. An internal 435k $\Omega$ resistor to GND pulls BSEL low when unconnected.
17	ENA1	Channel A1 Output Enable. Drive ENA1 high to enable the A1 LVDS outputs. An internal $435k\Omega$ resistor to GND pulls the ENA1 low when unconnected.
18	OUTA1	Channel A1 LVDS Inverting Output
19	OUTA1	Channel A1 LVDS Noninverting Output

### **Pin Description (continued)**

PIN	NAME	FUNCTION
21	ENA0	Channel A0 Output Enable. Drive ENA0 high to enable the A0 LVDS outputs. An internal $435k\Omega$ resistor to GND pulls ENA0 low when unconnected.
22	OUTA0	Channel A0 LVDS Inverting Output
23	OUTA0	Channel A0 LVDS Noninverting Output
26	INA	LVPECL/CML Noninverting Input. An internal $68k\Omega$ resistor to GND pulls the input low when unconnected.
27	ĪNĀ	LVPECL/CML Inverting Input. An internal 68kΩ resistor to GND pulls the input low when unconnected.
28	LB_SELA	Loopback Select for Channel A Output. Connect LB_SELA to GND or leave unconnected to reproduce the INA (INA) differential inputs at OUTA_ (OUTA_). Connect LB_SELA to V <sub>CC</sub> to loop back the INB_ (INB_) differential inputs to OUTA_ (OUTA_). An internal 435kΩ resistor to GND pulls LB_SELA low when unconnected.

### **Detailed Description**

The MAX9396 high-speed, low-power 2:1 multiplexer and 1:2 demultiplexer with loopback provides signal redundancy switching in telecom and storage applications. This device selects one of two remote signal sources for local input and buffers a single local output signal to two remote receivers.

The multiplexer section (channel B) accepts two differential inputs and generates a single LVDS-compatible output. The demultiplexer section (channel A) accepts a single differential input and generates two parallel LVDS-compatible outputs. The MAX9396 features a loopback mode that connects the input of channel A to the output of channel B and connects the selected input of channel B to the outputs of channel A. LB\_SELA and LB\_SELB provide independent loopback control for each channel.

Three LVCMOS/LVTTL logic inputs control the internal connections between inputs and outputs, one for the multiplexer portion of channel B (BSEL), and the other two for loopback control of channels A and B (LB\_SELA and LB\_SELB). Independent enable inputs for each differential output pair provide additional flexibility.

#### Input Fail-Safe

The differential inputs of the MAX9396 possess internal fail-safe protection. Fail-safe circuitry forces the outputs to a differential-low condition for undriven inputs or when the common-mode voltage is below +0.6V. The MAX9396 provides low-level input fail-safe detection for LVPECL, CML, and other  $V_{CC}$ -referenced differential inputs.

#### **Select Function**

BSEL selects the differential input pair to transmit through OUTB (OUTB) for LB\_SELB = GND or through OUTA\_ (OUTA\_) for LB\_SELA = VCC. LB\_SEL\_ controls the loopback function for each channel. Connect LB\_SEL\_ to GND to select the normal inputs for each channel. Connect LB\_SEL\_ to VCC to enable the loopback function. The loopback function routes the input of channel A to the output of channel B, and the inputs of channel B to the outputs of channel A. See Tables 1 and 2 for a summary of the input/output routing between channels.

#### **Enable Function**

The EN\_ logic inputs enable and disable each set of differential outputs. For example, connect ENA0 to VCC to enable the OUTA0/OUTA0 differential output pair or connect ENA0 to GND to disable the OUTA0/OUTA0 differential output pair. The differential output pairs assert to a differential low condition when disabled.

## \_Applications Information

#### **Differential Inputs**

The MAX9396 inputs accept any differential signaling standard within the specified common-mode voltage range. The fail-safe feature detects common-mode input signal levels and generates a differential output low condition for undriven inputs or when the common-mode voltage is below +0.6V. Leave unused inputs unconnected or connect to GND.

#### **Power-Supply Bypassing**

Bypass each  $V_{CC}$  to GND with high-frequency surface-mount ceramic  $0.1\mu F$  and  $0.01\mu F$  capacitors in parallel as close as possible to the device. Install the  $0.01\mu F$  capacitor closest to the device.

#### **Differential Traces**

Input and output trace characteristics affect the performance of the MAX9396. Connect each input and output to a  $50\Omega$  characteristic impedance trace. Maintain the distance between differential traces and eliminate sharp corners to avoid discontinuities in differential impedance and maximize common-mode noise immunity. Minimize the number of vias on the differential input and output traces to prevent impedance discontinuities. Reduce reflections by maintaining the  $50\Omega$  characteristic impedance through connectors and across cables. Minimize skew by matching the electrical length of the traces.

#### **Output Termination**

Terminate the transmission line with a  $100\Omega$  resistor at the receiver inputs for proper operation.

Ensure that the output currents do not exceed the current limits specified in the *Absolute Maximum Ratings*. Observe the total thermal limits of the MAX9396 under all operating conditions.

#### **Cables and Connectors**

Use matched differential impedance for transmission media. Use cables and connectors with matched differential impedance to minimize impedance discontinuities. Avoid the use of unbalanced cables.




Figure 1. Output Transition Time and Propagation Delay Timing Diagram




Figure 2. Test Circuit for Vop and Vos

Balanced cables, such as twisted pair, offer superior signal quality and tend to generate less EMI due to canceling effects.




Figure 3. Input to Rising/Falling Edge Select and Mux Switch Timing Diagram




Figure 4. Output Active-to-Disable and Disable-to-Active Test Circuit and Timing Diagram

**Table 1. Input Select Truth Table** 

	LOGIC INPUTS		DIFFERENTIAL	L OUTPUTS		
LB_SELA	LB_SELB	BSEL	OUTA_/OUTA_	OUTB / OUTB		
0	0	0	INA selected	INB0 selected		
0	0	1	INA selected	INB1 selected		
0	1	Х	INA selected	INA selected		
1	0	0	INB0 selected	INB0 selected		
1	0	1	INB1 selected	INB1 selected		
1	1	0	INB0 selected	INA selected		
1	1	1	INB1 selected	INA selected		

X = Don't care.




Figure 5. Output Transition Time, Propagation Delay, and Output Channel-to-Channel Skew Test Circuit

#### **PCB Layout**

Use a four-layer PCB providing separate signal, power, and ground planes for high-speed signaling applications. Bypass VCC to GND as close as possible to the device. Install termination resistors as close as possible to the receiver inputs. Match the electrical length of the differential traces to minimize signal skew.

## Table 2. Loopback Select Truth Table

LB_SEL_	OUT
GND or open	Normal inputs selected.
Vcc	Loopback inputs selected.





Figure 6. Output Channel-to-Channel Skew


## **Functional Diagram**



## Pin Configuration


\_Chip Information

PROCESS: BiCMOS



## **Package Information**

(The package drawing(s) in this data sheet may not reflect the most current specifications. For the latest package outline information, go to **www.maxim-ic.com/packages**.)



### Package Information (continued)

(The package drawing(s) in this data sheet may not reflect the most current specifications. For the latest package outline information, go to www.maxim-ic.com/packages.)

#### NOTES

- NUTES:

  1. ALL DIMENSIONING AND TOLERANCING CONFORM TO ANSI Y14.5-1982.

  2. DATUM PLANE IS LOCATED AT MOLD PARTING LINE AND COINCIDENT WITH LEAD, WHERE LEAD EXITS PLASTIC BODY AT BOTTOM OF PARTING LINE.

  3. DIMENSIONS D1 AND E1 DO NOT INCLUDE MOLD PROTRUSION. ALLOWABLE MOLD PROTRUSION IS 0.25 MM ON D1 AND E1
- DIMENSIONS.
- THE TOP OF PACKAGE IS SMALLER THAN THE BOTTOM OF PACKAGE
- 4. IHE TOP OF PACKAGE IS SMALLER THAN THE BOTTOM OF PACKAGE BY 0.15 MILLIMETERS.
  5. DIMENSION 6 DOES NOT INCLUDE DAMBAR PROTRUSION. ALLOWABLE DAMBAR PROTRUSION SHALL BE 0.08 MM TOTAL IN EXCESS OF THE 6 DIMENSION AT MAXIMUM MATERIAL CONDITION.
  6. ALL DIMENSIONS ARE IN MILLIMETERS.
  7. THIS OUTLINE CONFORMS TO JEDEC PUBLICATION 95, REGISTRATION MS-026
- MS-026. LEADS SHALL BE COPLANAR WITHIN .004 INCH. TOPMARK SHOWN IS FOR PACKAGE ORIENTATION REFERENCE ONLY.

5×5×1.0 MIN.				
MTN	MAV			
HILING	MHY.			
A X	1.20			
A <sub>1</sub> 0.05	0.15			
A <sub>2</sub> 0.95	MAX. 1.20			
ס 6.80	7.20			
D <sub>1</sub> 4.80	5.20			
E 6.80	7.20			
E <sub>1</sub> 4.80	5.20			
L 0.45	0.75			
N 32				
e 0.50 B	SC.			
b 0.17	0.27			
b1 0.17	0.23			
c 0.09	0.20			
c1 0.09	0.16			

JEDEC VARIATIONS



21-0110

В

-DRAWING NOT TO SCALE-

Maxim cannot assume responsibility for use of any circuitry other than circuitry entirely embodied in a Maxim product. No circuit patent licenses are implied. Maxim reserves the right to change the circuitry and specifications without notice at any time.