# 12-Channel, 10-Bit Programmable Gamma and VCOM Reference Voltages 


#### Abstract

General Description The MAX9679A provides multiple programmable reference voltages for gamma correction in TFT LCDs and a programmable reference voltage for VCOM adjustment. All gamma and VCOM reference voltages have a 10-bit digital-to-analog converter (DAC) and high- current buffer, which reduces the recovery time of have a 10-bit digital-to-analog converter (DAC) and high- current buffer, which reduces the recovery time of the output voltages when critical levels and patterns are displayed. A programmable internal reference sets the full-scale voltage of the DACs. Two independent sets of gamma curves and VCOM codes can be stored in the IC's volatile memory; BKSEL signal selects between the two sets.


 ApplicationsTFT LCDs

Features

- 12 Channels of Programmable Gamma Voltages with 10-Bit Resolution
- Programmable VCOM Voltage with 10-Bit Resolution
- Programmable Reference for DACs
- Switching Between Two Gamma Curves and VCOM Voltages
- AVDD1, AVDD2, and AVDD_AMP Supplies to Reduce Heat
- ${ }^{2}{ }^{2}$ Interface (1 MHz Fast-Mode Plus)

Ordering Information

| PART | TEMP RANGE | PIN-PACKAGE |
| :---: | :---: | ---: |
| MAX9679AETG + | $-40^{\circ} \mathrm{C}$ to $+85^{\circ} \mathrm{C}$ | 24 TQFP-EP* |

+Denotes a lead(Pb)-free/RoHS-compliant package.
*EP $=$ Exposed pad.

Simplified Block Diagram


## 12-Channel, 10-Bit Programmable Gamma and VCOM Reference Voltages

Functional Diagram


## 12-Channel, 10-Bit Programmable Gamma and VCOM Reference Voltages

Typical Application Circuit


## 12-Channel, 10-Bit Programmable Gamma and VCOM Reference Voltages

## ABSOLUTE MAXIMUM RATINGS

```
(All voltages are with respect to AGND.)
Supply Voltages
    AVDD1, AVDD2, AVDD_AMP............................-0.3V to +22V
    DVDD..................................................................-0.3V to +4 V
Outputs
    GMA1-GMA6..................................-0.3V to (VAVDD1 + 0.3V)
    GMA7-GMA12.................................-0.3V to (VAVDD2 + 0.3V)
    VCOM ...................................... - 0.3 V to (VAVDD_AMP + 0.3V)
Inputs
    SDA, SCL, AO, BKSEL
```

$\qquad$

```
                            -0.3 V to +6 V
VCOM_FB ................................. - 0.3 V to (VAVDD_AMP + 0.3V)
Continuous Current
SDA, SCL
```

$\qquad$

```
                            \(\pm 20 \mathrm{~mA}\)
```


## 12-Channel, 10-Bit Programmable Gamma and VCOM Reference Voltages

## ELECTRICAL CHARACTERISTICS (continued)

$\left(V_{\text {AVDD1 }}=18 \mathrm{~V}, \mathrm{~V}_{\text {AVDD2 }}=\mathrm{V}_{\text {AVDD_AMP }}=9 \mathrm{~V}, \mathrm{~V}\right.$ DVDD $=3.3 \mathrm{~V}, \mathrm{~V}_{\text {AGND }}=0 \mathrm{~V}, \mathrm{VCOM}=\mathrm{VCOM}$ _FB, programmable reference $\operatorname{code}=905$, no load, $T_{A}=-40^{\circ} \mathrm{C}$ to $+85^{\circ} \mathrm{C}$, unless otherwise noted. Typical values are at $\mathrm{T}_{\mathrm{A}}=+25^{\circ} \mathrm{C}$.) (Note 2)

| PARAMETER | SYMBOL | CONDITIONS | MIN | TYP | MAX | UNITS |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| Integral Nonlinearity Error |  | $\mathrm{T}_{\mathrm{A}}=+25^{\circ} \mathrm{C}, 336 \leq$ reference code $\leq$ 1007 |  | 0.5 | 1 | LSB |
| Differential Nonlinearity Error |  | $\begin{aligned} & \mathrm{T}_{\mathrm{A}}=+25^{\circ} \mathrm{C}, 336 \leq \text { reference code } \leq \\ & 1007 \end{aligned}$ |  | 0.5 | 1 | LSB |
| DAC |  |  |  |  |  |  |
| Resolution |  |  | 10 |  |  | Bits |
| Integral Nonlinearity Error |  | $\mathrm{T}_{\mathrm{A}}=+25^{\circ} \mathrm{C}, 16 \leq$ code $\leq 1008$ for gamma, $256 \leq$ code $\leq 1008$ for VCOM |  | 0.5 | 1 | LSB |
| Differential Nonlinearity Error |  | $\mathrm{T}_{\mathrm{A}}=+25^{\circ} \mathrm{C}, 16 \leq$ code $\leq 1008$ for gamma, $256 \leq$ code $\leq 1008$ for VCOM |  | 0.5 | 1 | LSB |
| GAMMA |  |  |  |  |  |  |
| Short-Circuit Current |  | Output connected to either supply rail |  | 200 |  | mA |
| Total Output Error |  | $\mathrm{T}_{\mathrm{A}}=+25^{\circ} \mathrm{C}$, code $=768$ for GMA1-GMA6 and code $=256$ for GMA7-GMA12 |  | 40 |  | mV |
| Load Regulation |  | $-5 \mathrm{~mA} \leq$ ILOAD $\leq+5 \mathrm{~mA}$, code $=768$ for GMA1-GMA6 and code $=256$ for GMA7-GMA12 |  | 0.5 |  | $\mathrm{mV} / \mathrm{mA}$ |
| Low Output Voltage |  | Sinking 4mA, referred to lower supply rail |  | 0.15 | 0.2 | V |
| High Output Voltage |  | Sourcing 4 mA , referred to upper supply rail | -0.2 | -0.15 |  | V |
| Power Supply Rejection Ratio |  | GMA1-GMA6, code $=768, V_{\text {AVDD1 }}=9 \mathrm{~V}$ to 20V; GMA7-GMA12, code $=256$, VAVDD2 $=5 \mathrm{~V}$ to 20 V | 60 | 90 |  | dB |
|  |  | GMA1-GMA6, code $=768$, frequency $=120 \mathrm{kHz}$; GMA7-GMA12, code $=256$, frequency $=120 \mathrm{kHz}$ |  | 40 |  |  |
| Output Resistance |  | Buffer is disabled |  | 78 |  | $\mathrm{k} \Omega$ |
| Maximum Capacitive Load |  | Placed directly at output |  | 150 |  | pF |
| Noise |  | RMS noise (10MHz bandwidth) |  | 375 |  | $\mu \mathrm{V}$ |
| VCOM OUTPUT (VCOM) |  |  |  |  |  |  |
| Short-Circuit Current |  | Output connected to either VCOM amplifier supplies |  | 600 |  | mA |
| Total Output Error |  | $\begin{aligned} & \mathrm{T}_{\mathrm{A}}=+25^{\circ} \mathrm{C}, \text { code }=256, \\ & \text { VAVDD_AMP }^{2}=9 \mathrm{~V} \text { and } 20 \mathrm{~V} \end{aligned}$ |  | 40 |  | mV |
| Load Regulation |  | $-80 \mathrm{~mA} \leq \mathrm{ILOAD} \leq+80 \mathrm{~mA}$, code $=256$ |  | 0.5 |  | $\mathrm{mV} / \mathrm{mA}$ |
| Low Output Voltage |  | Sinking 10 mA , referred to lower supply rail |  | 0.15 | 0.2 | V |
| High Output Voltage |  | Sourcing 10 mA , referred to upper supply rail | -0.2 | -0.15 |  | V |

## 12-Channel, 10-Bit Programmable Gamma and VCOM Reference Voltages

## ELECTRICAL CHARACTERISTICS (continued)

$\left(V_{\text {AVDD1 }}=18 \mathrm{~V}, \mathrm{~V}_{\text {AVDD2 }}=\mathrm{V}_{\text {AVDD_AMP }}=9 \mathrm{~V}, \mathrm{~V}\right.$ DVDD $=3.3 \mathrm{~V}, \mathrm{~V}_{\text {AGND }}=0 \mathrm{~V}, \mathrm{VCOM}=\mathrm{VCOM}$ _FB, programmable reference $\operatorname{code}=905$, no load, $T_{A}=-40^{\circ} \mathrm{C}$ to $+85^{\circ} \mathrm{C}$, unless otherwise noted. Typical values are at $\mathrm{T}_{\mathrm{A}}=+25^{\circ} \mathrm{C}$.) (Note 2)

| PARAMETER | SYMBOL | CONDITIONS | MIN | TYP | MAX | UNITS |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| Power-Supply Rejection Ratio |  | $9 \mathrm{~V} \leq \mathrm{V}_{\text {AVDD }}$ _AMP $\leq 20 \mathrm{~V}$, code $=256$ | 60 | 90 |  | dB |
|  |  | Frequency $=120 \mathrm{kHz}$, code $=256$ |  | 40 |  |  |
| Maximum Capacitive Load |  | Placed directly at output |  | 50 |  | pF |
| Slew Rate |  | Swing 4VP-P at VCOM, $10 \%$ to $90 \%$, $R_{L}=10 \mathrm{k} \Omega, C_{L}=50 \mathrm{pF}$ |  | 100 |  | V/us |
| Bandwidth |  | $\mathrm{RL}=10 \mathrm{k} \Omega, \mathrm{CL}=50 \mathrm{pF}$ |  | 60 |  | MHz |
| Noise |  | RMS noise (10MHz bandwidth) |  | 375 |  | $\mu \mathrm{V}$ |

Note 2: $100 \%$ production tested at $\mathrm{T}_{\mathrm{A}}=+25^{\circ} \mathrm{C}$. Specifications over temperature limits are guaranteed by design.

## DIGITAL I/O CHARACTERISTICS

$\left(V_{D V D D}=3.3 \mathrm{~V}, \mathrm{~V}_{\text {AGND }}=0 \mathrm{~V}, \mathrm{~T}_{\mathrm{A}}=\mathrm{T}_{\text {MIN }}\right.$ to $\mathrm{T}_{\text {MAX }}$, unless otherwise noted. Typical values are at $\mathrm{T}_{\mathrm{A}}=+25^{\circ} \mathrm{C}$.) (Note 2)

| PARAMETER | SYMBOL | CONDITIONS | MIN | TYP | MAX | UNITS |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| Input High Voltage | $\mathrm{V}_{\mathrm{IH}}$ |  | $\begin{gathered} 0.7 \times \\ \text { DVDD } \end{gathered}$ |  |  | V |
| Input Low Voltage | VIL |  |  |  | $\begin{gathered} 0.3 \times \\ \text { DVDD } \end{gathered}$ | V |
| Hysteresis of Schmitt Trigger Inputs | VHYS |  | $\begin{aligned} & 0.05 \times \\ & \text { DVDD } \end{aligned}$ |  |  | V |
| Low-Level Output Voltage | VOL | Open drain, ISINK = 3mA | 0 |  | 0.4 | V |
| Low-Level Output Current | IOL | $\mathrm{VOL}=0.4 \mathrm{~V}$ | 20 |  |  | mA |
| Input Leakage Current | IIH, IIL | $\mathrm{VIN}=0$ or DVDD | -10 | +0.01 | +10 | $\mu \mathrm{A}$ |
| Input Capacitance |  |  |  | 5 |  | pF |
| Power-Down Input Current | IIN | $\mathrm{DVDD}=0, \mathrm{~V}$ IN $=1.98 \mathrm{~V}$ | -10 |  | +10 | $\mu \mathrm{A}$ |

## I2C TIMING CHARACTERISTICS

(VDVDD $=3.3 \mathrm{~V}, \mathrm{~V}_{\text {AGND }}=0 \mathrm{~V}, \mathrm{~T}_{\mathrm{A}}=\mathrm{T}_{\mathrm{MIN}}$ to $\mathrm{T}_{\mathrm{MAX}}$, unless otherwise noted. Typical values are at $\mathrm{T}_{\mathrm{A}}=+25^{\circ} \mathrm{C}$.) (Note 2)

| PARAMETER | SYMBOL | CONDITIONS | MIN | TYP | MAX | UNITS |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| Serial-Clock Frequency | fSCL |  | 0 |  | 1000 | kHz |
| Hold Time (REPEATED) START Condition | thD,STA | After this period, the first clock pulse is generated | 0.26 |  |  | $\mu \mathrm{s}$ |
| SCL Pulse-Width Low | tLOW |  | 0.5 |  |  | $\mu \mathrm{s}$ |
| SCL Pulse-Width High | tHIGH |  | 0.26 |  |  | $\mu \mathrm{s}$ |
| Setup Time for a REPEATED START Condition | tSU, STA |  | 0.26 |  |  | $\mu \mathrm{s}$ |
| Data Hold Time | thD, DAT | ${ }^{2} \mathrm{C}$-bus devices | 0 |  |  | ns |
| Data Setup Time | tSU,DAT |  | 50 |  |  | ns |

## 12-Channel, 10-Bit Programmable Gamma and VCOM Reference Voltages

## I2C TIMING CHARACTERISTICS (continued)

$\left(\right.$ VDVDD $=3.3 \mathrm{~V}, \mathrm{~V}_{\text {AGND }}=0 \mathrm{~V}, \mathrm{~T}_{\mathrm{A}}=\mathrm{T}_{\mathrm{MIN}}$ to $\mathrm{T}_{\mathrm{MAX}}$, unless otherwise noted. Typical values are at $\mathrm{T}_{\mathrm{A}}=+25^{\circ} \mathrm{C}$.) (Note 2)

| PARAMETER | SYMBOL | CONDITIONS | MIN | TYP MAX | UNITS |
| :---: | :---: | :---: | :---: | :---: | :---: |
| SDA and SCL Receiving Rise Time | tr |  |  | 120 | ns |
| SDA and SCL Receiving Fall Time | tF |  |  | 120 | ns |
| SDA Transmitting Fall Time | tF |  |  | 120 | ns |
| Setup Time for STOP Condition | tSU, STO |  | 0.26 |  | $\mu \mathrm{s}$ |
| Bus Free Time Between STOP and START Conditions | tBUF |  | 0.5 |  | $\mu \mathrm{s}$ |
| Bus Capacitance | CB |  |  | 550 | pF |
| Data Valid Time | tvD;DAT |  |  | 0.45 | $\mu \mathrm{s}$ |
| Data Valid Acknowledge Time | tVD;ACK |  |  | 0.45 | $\mu \mathrm{s}$ |
| Pulse Width of Suppressed Spike | tSP |  | 0 | 50 | ns |



Figure 1. ${ }^{2}$ C Interface Timing Diagram

## 12-Channel, 10-Bit Programmable Gamma and VCOM Reference Voltages

Typical Operating Characteristics
$\left(\overline{V_{A V D D 1 ~}^{\prime}}=18 \mathrm{~V}, \mathrm{~V}_{\text {AVDD2 }}=\mathrm{V}_{\text {AVDD_AMP }}=9 \mathrm{~V}, \mathrm{VDVDD}=3.3 \mathrm{~V}, \mathrm{VAGND}=0 \mathrm{~V}, \mathrm{VCOM}=\mathrm{VCOM}\right.$ FB, programmable reference code $=$ 905 , no load, $T_{A}=-40^{\circ} \mathrm{C}$ to $+85^{\circ} \mathrm{C}$, unless otherwise noted. Typical values are at $\mathrm{T}_{\mathrm{A}}=+25^{\circ} \mathrm{C}$.)


GAMMA OUTPUT vs. TEMPERATURE


BANK SWITCHING SETTLING
TIME FOR VCOM


# 12-Channel, 10-Bit Programmable Gamma and VCOM Reference Voltages 

## Typical Operating Characteristics (continued)

$\left(V_{\text {AVDD1 }}=18 \mathrm{~V}, \mathrm{~V}_{\text {AVDD2 }}=\mathrm{VAVDD}_{\text {AMP }}=9 \mathrm{~V}, \mathrm{~V}\right.$ DVDD $=3.3 \mathrm{~V}, \mathrm{VAGND}^{2}=0 \mathrm{~V}, \mathrm{VCOM}=\mathrm{VCOM}$ _FB, programmable reference $\operatorname{code}=905$, no load, $T_{A}=-40^{\circ} \mathrm{C}$ to $+85^{\circ} \mathrm{C}$, unless otherwise noted. Typical values are at $\mathrm{T}_{\mathrm{A}}=+25^{\circ} \mathrm{C}$.)


## 12-Channel, 10-Bit Programmable Gamma and VCOM Reference Voltages

## Typical Operating Characteristics (continued)

$\left(\bar{V}\right.$ AVDD1 $=18 \mathrm{~V}, \mathrm{~V}_{\text {AVDD2 }}=\mathrm{V}_{\text {AVDD_AMP }}=9 \mathrm{~V}, \mathrm{VDVDD}=3.3 \mathrm{~V}, \mathrm{~V}$ AGND $=0 \mathrm{~V}, \mathrm{VCOM}=\mathrm{VCOM}$ _FB, programmable reference code $=$ 905 , no load, $T_{A}=-40^{\circ} \mathrm{C}$ to $+85^{\circ} \mathrm{C}$, unless otherwise noted. Typical values are at $\mathrm{T}_{\mathrm{A}}=+25^{\circ} \mathrm{C}$.)



20 $\mu \mathrm{s} / \mathrm{div}$

VCOM PROGRAM TO OUTPUT DELAY


20us/div


## 12-Channel, 10-Bit Programmable Gamma and VCOM Reference Voltages

Pin Configuration


Pin Description

| PIN | NAME |  |
| :---: | :---: | :--- |
| 1,7 | AGND | Analog Ground |
| 2 | DVDD | Digital Power Supply. Bypass DVDD with a 0.1 $\mu$ F capacitor to AGND. |
| 3 | SCL | $I^{2}$ C-Compatible Serial-Clock Input |
| 4 | SDA | I $^{2}$ C-Compatible Serial-Data Input/Output |
| 5 | BKSEL | Bank Select Logic Input. Selects which bank of volatile registers are switched through to the DACs. |
| 6 | A0 | I $^{2}$ C-Compatible Device Address Bit 0 (Input) |
| 8 | AVDD1 | Analog Power Supply 1. The buffers for GMA1 through GMA6 operate from AVDD1. Bypass <br> AVDD1 with a 0.1 $\mu$ F capacitor to AGND. |
| 9 | GMA1 | Gamma DAC Analog Output 1 |
| 10 | GMA2 | Gamma DAC Analog Output 2 |
| 11 | GMA3 | Gamma DAC Analog Output 3 |
| 12 | GMA4 | Gamma DAC Analog Output 4 |
| 13 | GMA5 | Gamma DAC Analog Output 5 |
| 14 | GMA6 | Gamma DAC Analog Output 6 |
| 15 | GMA7 | Gamma DAC Analog Output 7 |
| 16 | GMA8 | Gamma DAC Analog Output 8 |
| 17 | GMA9 | Gamma DAC Analog Output 9 |
| 18 | GMA10 | Gamma DAC Analog Output 10 |
| 19 | GMA11 | Gamma DAC Analog Output 11 |
| 20 | GMA12 | Gamma DAC Analog Output 12 |
| 21 | AVDD2 | Analog Power Supply 2. The buffers for GMA7 through GMA12 operate from AVDD2. Bypass <br> AVDD2 with a 0.1 $\mu$ F capacitor to AGND. |
| 22 | AVDD_AMP | Power Supply for VCOM Amplifier. Bypass AVDD_AMP with a 0.1 $1 \mu$ F capacitor to AGND. |
| 23 | VCOM | VCOM Output |
| 24 | VCOM_FB | Feedback for VCOM Amplifier. VCOM_FB is the negative input terminal of the VCOM operational <br> amplifier. |
| - | EP | Exposed Pad. EP is internally connected to AGND. EP must be connected to AGND. |

# 12-Channel, 10-Bit Programmable Gamma and VCOM Reference Voltages 

## Detailed Description

The MAX9679A combines gamma, VCOM, and the DAC reference voltage into a single chip. All the output voltages are programmable. Power sequencing is well behaved since a single chip generates all the various reference voltages needed for the LCD panel.
Previous generations of programmable gamma chips required an external reference voltage for the digital-to-analog converters (DACs). This IC integrates a programmable reference voltage (VPREF) for the DACs, eliminating the need for an external reference voltage. Accuracy of the full-scale programmable reference voltage is $\pm 0.1 \%$, and resolution is 10 bits. Both the DC and AC power-supply rejection of the programmable reference voltage is extremely high since it is powered from an internal linear regulator.
The gamma outputs are divided into an upper bank (GMA1-GMA6) that is powered from AVDD1 and a lower bank (GMA7-GMA12) that is powered from AVDD2. AVDD1 is the analog supply voltage for the LCD panel. AVDD2 can be connected to the same supply as AVDD1. If the IC's heat generation needs to be reduced, AVDD2 can be connected to a lower voltage such as 12 V (input voltage to the LCD panel) or HVDD (half of the AVDD1 supply).
The VCOM operational amplifier operates from AVDD_AMP. Similar to AVDD2, AVDD_AMP can be connected to AVDD1, 12V, or HVDD. Peak VCOM output current is 600 mA . The negative input terminal of the VCOM operational amplifier is available for applications that require external push-pull transistors.
The interface and control of the IC are completely digital. Functions that are not real-time such as gamma and VCOM are set through the ${ }^{2} \mathrm{C}$ interface. Real-time functions, such as the switching of the gamma and VCOM, are done through the dedicated logic input signal BKSEL.

## Programmable Reference

The IC has an internal programmable reference, which when referred to the output, has a full-scale voltage of $20 \mathrm{~V}( \pm 0.1 \%)$. The reference voltage is calculated using the following equation:

$$
\text { VPREF }=(20 \mathrm{~V} \times \mathrm{CODE}) / 2^{\mathrm{N}}
$$

where CODE is the numeric value stored in register address and N is the bits of resolution. For the IC, $N=10$ and CODE ranges from 0 to 1023.

Note that Vpref cannot be 20V because the maximum value of CODE is always one LSB less than the full-scale voltage. When the programmable reference code is 1023, then VPREF is:

$$
\text { VPREF }=(20 \mathrm{~V} \times 1023) / 2^{10}=19.98 \mathrm{~V}
$$

## 10-Bit Digital-to-Analog Converters

VPREF sets the full-scale output of the DACs. Determine the output voltages using the following equations:

$$
\begin{aligned}
& \mathrm{VGMA}_{-}=(\mathrm{VPREF} \times \mathrm{CODE}) / 2^{\mathrm{N}} \\
& \mathrm{~V} \text { VCOM }=(\text { VPREF } \times \mathrm{CODE}) / 2^{\mathrm{N}}
\end{aligned}
$$

where CODE is the numeric value of the DAC's binary input code and N is the bits of resolution. For the IC, $N=10$ and CODE ranges from 0 to 1023.
Note that the DAC can never output VPREF because the maximum value of CODE is always one LSB less than the reference. For example, if VPREF $=16 \mathrm{~V}$ and the DAC CODE is 1023, then the gamma output voltage is:

$$
V_{G M A}^{-}=(16 \mathrm{~V} \times 1023) / 2^{10}=15.98438 \mathrm{~V}
$$

## Gamma Buffers

The gamma buffers can typically source or sink 4 mA of DC current within 200 mV of the supplies.

The source drivers can kick back a great deal of current to the buffer outputs during a horizontal line change or a polarity switch. The DAC output buffers can source/sink 200 mA of peak transient current to reduce the recovery time of the output voltages when critical levels and patterns are displayed.

VCOM Amplifier
The operational amplifier attached to the VCOM DAC holds the VCOM voltage stable while providing the ability to source and sink 600 mA into the backplane of a TFTLCD panel. The operational amplifier can directly drive the capacitive load of the TFT-LCD backplane without the need for a series resistor in most cases. The VCOM amplifier has current limiting on its output to protect its bond wires.
If the application requires more than 600 mA , buffer the output of the VCOM amplifier with a MAX9650, a VCOM power amplifier. The MAX9650 can source or sink 1.3A of current.

## 12-Channel, 10-Bit Programmable Gamma and VCOM Reference Voltages

## Switching Gamma and VCOM

The IC can keep two independent sets of gamma and VCOM codes in volatile memory (Table 1).
The BKSEL signal determines which set of gamma and VCOM codes is driven out (Table 2).

## Power-On Reset (POR)

The IC contains an integrated POR circuit that ensures all registers are reset to a known state on power-up. Once DVDD rises above 2.4 V (typ), the POR circuit releases the registers for normal operation. Should the internal supply input drop to less than 2.4 V (typ), the contents of the IC registers can no longer be guaranteed.

## Thermal Shutdown

The IC features thermal-shutdown protection with temperature hysteresis. When the die temperature reaches $+165^{\circ} \mathrm{C}$, all of the gamma outputs and the VCOM output are disabled. When the die cools down by $15^{\circ} \mathrm{C}$, the outputs are enabled again.

## Table 1. Registers in Each of the Two Independent Sets

| REGISTERS IN SET 1 | REGISTERS IN SET 2 |
| :---: | :---: |
| GMA1BK1 | GMA1BK2 |
| GMA2BK1 | GMA2BK2 |
| GMA3BK1 | GMA3BK2 |
| GMA4BK1 | GMA4BK2 |
| GMA5BK1 | GMA5BK2 |
| GMA6BK1 | GMA6BK2 |
| GMA7BK1 | GMA7BK2 |
| GMA8BK1 | GMA8BK2 |
| GMA9BK1 | GMA9BK2 |
| GMA10BK1 | GMA10BK2 |
| GMA11BK1 | GMA11BK2 |
| GMA12BK1 | GMA12BK2 |
| VCOM1 | VCOM2 |
| VCOM1MIN | VCOM2MIN |
| VCOM1MAX | VCOM2MAX |

Register and Bit Descriptions
The IC has volatile memory. The volatile memory structure has ${ }^{2} \mathrm{C}$ registers and DAC registers (see the Functional Diagram). The I ${ }^{2} \mathrm{C}$ master must first write data into the ${ }^{2}{ }^{2}$ C registers of the $I C$ before the data can be moved into the DAC registers. The advantage of having the ${ }^{2}{ }^{2} \mathrm{C}$ registers serve as a data buffer for the IC is that data can be transferred in a parallel operation from the ${ }^{2}{ }^{2} \mathrm{C}$ registers to the DAC registers, and so the entire gamma curve is essentially updated instantaneously rather than serially on a point-by-point basis.

The volatile memory stores two independent sets of gamma curves and VCOM codes. The first set consists of gamma codes from bank 1, VCOM1 code, VCOM1MIN code, and VCOM1MAX code. The second set consists of gamma codes from bank 2, VCOM2 code, VCOM2MIN code, and VCOM2MAX code. In addition, volatile memory stores the programmable reference code.
Each memory location in volatile memory holds a 10-bit word. Two bytes must be read or written through the $\mathrm{I}^{2} \mathrm{C}$ interface for every register. Table 3 shows the register map.

Table 2. BKSEL Logic Table

| OUTPUT | BKSEL $=$ LOW | BKSEL $=$ HIGH |
| :---: | :---: | :---: |
| GMA1 | GMA1BK1 | GMA1BK2 |
| GMA2 | GMA2BK1 | GMA2BK2 |
| GMA3 | GMA3BK1 | GMA3BK2 |
| GMA4 | GMA4BK1 | GMA4BK2 |
| GMA5 | GMA5BK1 | GMA5BK2 |
| GMA6 | GMA6BK1 | GMA6BK2 |
| GMA7 | GMA7BK1 | GMA7BK2 |
| GMA8 | GMA8BK1 | GMA8BK2 |
| GMA9 | GMA9BK1 | GMA9BK2 |
| GMA10 | GMA10BK1 | GMA10BK2 |
| GMA11 | GMA11BK1 | GMA11BK2 |
| GMA12 | GMA12BK1 | GMA12BK2 |
| VCOM | VCOM1 | VCOM2 |

## 12-Channel, 10-Bit Programmable Gamma and VCOM Reference Voltages

## Register Description

Only the 10 least significant bits (LSBs) are written to the registers (Table 4). During a write operation, the write control bits (the two MSBs) are stripped from the incoming
data stream and are used to determine whether the DAC registers are updated (Table 5). Note the ${ }^{2} \mathrm{C}$ registers are only 10 bits.

Table 3. Register Map

| REGISTER ADDRESS | REGISTER NAME | REGISTER DESCRIPTION | POWER-ON RESET VALUE |
| :---: | :---: | :---: | :---: |
| $0 \times 00$ | GMA1BK1 | Gamma 1 of Bank 1 | 0x200 |
| $0 \times 01$ | GMA2BK1 | Gamma 2 of Bank 1 | 0x200 |
| $0 \times 02$ | GMA3BK1 | Gamma 3 of Bank 1 | 0x200 |
| $0 \times 03$ | GMA4BK1 | Gamma 4 of Bank 1 | 0x200 |
| $0 \times 04$ | GMA5BK1 | Gamma 5 of Bank 1 | 0x200 |
| 0x05 | GMA6BK1 | Gamma 6 of Bank 1 | 0x200 |
| $0 \times 06$ | GMA7BK1 | Gamma 7 of Bank 1 | 0x200 |
| $0 \times 07$ | GMA8BK1 | Gamma 8 of Bank 1 | 0x200 |
| $0 \times 08$ | GMA9BK1 | Gamma 9 of Bank 1 | 0x200 |
| $0 \times 09$ | GMA10BK1 | Gamma 10 of Bank 1 | 0x200 |
| $0 \times 0 \mathrm{~A}$ | GMA11BK1 | Gamma 11 of Bank 1 | 0x200 |
| $0 \times 0 \mathrm{~B}$ | GMA12BK1 | Gamma 12 of Bank 1 | 0x200 |
| 0x0C | Reserved | - | 0x000 |
| 0x0D | Reserved | - | 0x000 |
| 0x0E | Reserved | - | 0x000 |
| 0xOF | Reserved | - | 0x000 |
| $0 \times 10$ | Reserved | - | 0x000 |
| $0 \times 11$ | Reserved | - | 0x000 |
| $0 \times 12$ | VCOM1 | Common voltage 1 | 0x200 |
| $0 \times 13$ | Reserved | - | 0x000 |
| $0 \times 14$ | Reserved | - | 0x000 |
| $0 \times 15$ | Reserved | - | 0x000 |
| $0 \times 16$ | Reserved | - | 0x000 |
| $0 \times 17$ | Reserved | - | 0x000 |
| $0 \times 18$ | VCOM1MIN | Minimum VCOM1 value | 0x000 |
| $0 \times 19$ | VCOM1MAX | Maximum VCOM1 value | 0x3FF |
| $0 \times 1 \mathrm{~A}$ | Reserved | - | 0x000 |
| $0 \times 1 \mathrm{~B}$ | Reserved | - | 0x000 |
| $0 \times 1 \mathrm{C}$ | Reserved | - | 0x000 |
| $0 \times 1 \mathrm{D}$ | Reserved | - | 0x000 |
| 0x1E | Reserved | - | 0x000 |

## 12-Channel, 10-Bit Programmable Gamma and VCOM Reference Voltages

Table 3. Register Map (continued)

| REGISTER ADDRESS | REGISTER NAME | REGISTER DESCRIPTION | POWER-ON RESET VALUE |
| :---: | :---: | :---: | :---: |
| $0 \times 1 \mathrm{~F}$ | VPREF | Programmable reference <br> voltage | $0 \times 200$ |
| $0 \times 20$ | GMA1BK2 | Gamma 1 of Bank 2 | $0 \times 200$ |
| $0 \times 21$ | GMA2BK2 | Gamma 2 of Bank 2 | $0 \times 200$ |
| $0 \times 22$ | GMA3BK2 | Gamma 3 of Bank 2 | $0 \times 200$ |
| $0 \times 23$ | GMA4BK2 | Gamma 4 of Bank 2 | $0 \times 200$ |
| $0 \times 24$ | GMA5BK2 | Gamma 5 of Bank 2 | $0 \times 200$ |
| $0 \times 25$ | GMA6BK2 | Gamma 6 of Bank 2 | $0 \times 200$ |
| $0 \times 26$ | GMA7BK2 | Gamma 7 of Bank 2 | $0 \times 200$ |
| $0 \times 27$ | GMA8BK2 | Gamma 8 of Bank 2 | $0 \times 200$ |
| $0 \times 28$ | GMA9BK2 | Gamma 9 of Bank 2 | $0 \times 200$ |
| $0 \times 29$ | GMA10BK2 | Gamma 10 of Bank 2 | $0 \times 200$ |
| $0 \times 2 A$ | GMA11BK2 | Gamma 11 of Bank 2 | $0 \times 200$ |
| $0 \times 2 B$ | GMA12BK2 | Gamma 12 of Bank 2 | $0 \times 200$ |
| $0 \times 2 \mathrm{C}$ | VCOM2 | Common voltage 2 | $0 \times 200$ |
| $0 \times 2 \mathrm{D}$ | VCOM2MIN | Minimum VCOM2 value | $0 \times 000$ |
| $0 \times 2 \mathrm{E}$ | VCOM2MAX | Maximum VCOM2 value | $0 \times 3 F F$ |

Table 4. Register Description

| REG | REG <br> ADDR | B15 | B14 | B13 | B12 | B11 | B10 | B9 | B8 | B7 | B6 | B5 | B4 | B3 | B2 | B1 | B0 |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| GMA1BK1 | 0x00 | W1 | W0 | X | X | X | X | b9 | b8 | b7 | b6 | b5 | b4 | b3 | b2 | b1 | b0 |
| GMA2BK1 | $0 \times 01$ | W1 | W0 | X | X | X | X | b9 | b8 | b7 | b6 | b5 | b4 | b3 | b2 | b1 | b0 |
| GMA3BK1 | $0 \times 02$ | W1 | W0 | X | X | X | X | b9 | b8 | b7 | b6 | b5 | b4 | b3 | b2 | b1 | b0 |
| GMA4BK1 | $0 \times 03$ | W1 | W0 | X | X | X | X | b9 | b8 | b7 | b6 | b5 | b4 | b3 | b2 | b1 | b0 |
| GMA5BK1 | $0 \times 04$ | W1 | W0 | X | X | X | X | b9 | b8 | b7 | b6 | b5 | b4 | b3 | b2 | b1 | b0 |
| GMA6BK1 | $0 \times 05$ | W1 | W0 | X | X | X | X | b9 | b8 | b7 | b6 | b5 | b4 | b3 | b2 | b1 | b0 |
| GMA7BK1 | $0 \times 06$ | W1 | W0 | X | X | X | X | b9 | b8 | b7 | b6 | b5 | b4 | b3 | b2 | b1 | b0 |
| GMA8BK1 | 0x07 | W1 | W0 | X | X | X | X | b9 | b8 | b7 | b6 | b5 | b4 | b3 | b2 | b1 | b0 |
| GMA9BK1 | $0 \times 08$ | W1 | W0 | X | X | X | X | b9 | b8 | b7 | b6 | b5 | b4 | b3 | b2 | b1 | b0 |
| GMA10BK1 | $0 \times 09$ | W1 | W0 | X | X | X | X | b9 | b8 | b7 | b6 | b5 | b4 | b3 | b2 | b1 | b0 |
| GMA11BK1 | 0x0A | W1 | W0 | X | X | X | X | b9 | b8 | b7 | b6 | b5 | b4 | b3 | b2 | b1 | b0 |
| GMA12BK1 | 0x0B | W1 | W0 | X | X | X | X | b9 | b8 | b7 | b6 | b5 | b4 | b3 | b2 | b1 | b0 |
| Reserved | OxOC | - | - | - | - | - | - | - | - | - | - | - | - | - | - | - | - |
| Reserved | OxOD | - | - | - | - | - | - | - | - | - | - | - | - | - | - | - | - |
| Reserved | OxOE | - | - | - | - | - | - | - | - | - | - | - | - | - | - | - | - |
| Reserved | 0xOF | - | - | - | - | - | - | - | - | - | - | - | - | - | - | - | - |
| Reserved | $0 \times 10$ | - | - | - | - | - | - | - | - | - | - | - | - | - | - | - | - |
| Reserved | $0 \times 11$ | - |  | - | - | - | - | - | - | - | - | - | - | - | - | - | - |
| VCOM1 | $0 \times 12$ | W1 | W0 | X | X | X | X | b9 | b8 | b7 | b6 | b5 | b4 | b3 | b2 | b1 | b0 |

## 12-Channel, 10-Bit Programmable Gamma and VCOM Reference Voltages

Table 4. Register Description (continued)

| REG | $\begin{aligned} & \text { REG } \\ & \text { ADDR } \end{aligned}$ | B15 | B14 | B13 | B12 | B11 | B10 | B9 | B8 | B7 | B6 | B5 | B4 | B3 | B2 | B1 | B0 |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| Reserved | 0x13 | - | - | - | - | - | - | - | - | - | - | - | - | - | - | - | - |
| Reserved | 0x14 | - | - | - | - | - | - | - | - | - | - | - | - | - | - | - | - |
| Reserved | 0x15 | - | - | - | - | - | - | - | - | - | - | - | - | - | - | - | - |
| Reserved | 0x16 | - | - | - | - | - | - | - | - | - | - | - | - | - | - | - | - |
| Reserved | 0x17 | - | - | - | - | - | - | - | - | - | - | - | - | - | - | - | - |
| VCOM1MIN | 0x18 | W1 | W0 | X | X | X | X | b9 | b8 | b7 | b6 | b5 | b4 | b3 | b2 | b1 | b0 |
| VCOM1MAX | 0x19 | W1 | W0 | X | X | X | X | b9 | b8 | b7 | b6 | b5 | b4 | b3 | b2 | b1 | b0 |
| Reserved | 0x1A | - | - | - | - | - | - | - | - | - | - | - | - | - | - | - | - |
| Reserved | 0x1B | - | - | - | - | - | - | - | - | - | - | - | - | - | - | - | - |
| Reserved | 0x1C | - | - | - | - | - | - | - | - | - | - | - | - | - | - | - | - |
| Reserved | 0x1D | - | - | - | - | - | - | - | - | - | - | - | - | - | - | - | - |
| Reserved | 0x1E | - | - | - | - | - | - | - | - | - | - | - | - | - | - | - | - |
| VPREF | 0x1F | W1 | W0 | X | X | X | X | b9 | b8 | b7 | b6 | b5 | b4 | b3 | b2 | b1 | b0 |
| GMA1BK2 | 0x20 | W1 | W0 | X | X | X | X | b9 | b8 | b7 | b6 | b5 | b4 | b3 | b2 | b1 | b0 |
| GMA2BK2 | 0x21 | W1 | W0 | X | X | X | X | b9 | b8 | b7 | b6 | b5 | b4 | b3 | b2 | b1 | b0 |
| GMA3BK2 | 0x22 | W1 | W0 | X | X | X | X | b9 | b8 | b7 | b6 | b5 | b4 | b3 | b2 | b1 | b0 |
| GMA4BK2 | 0x23 | W1 | W0 | X | X | X | X | b9 | b8 | b7 | b6 | b5 | b4 | b3 | b2 | b1 | b0 |
| GMA5BK2 | 0x24 | W1 | W0 | X | X | X | X | b9 | b8 | b7 | b6 | b5 | b4 | b3 | b2 | b1 | b0 |
| GMA6BK2 | 0x25 | W1 | W0 | X | X | X | X | b9 | b8 | b7 | b6 | b5 | b4 | b3 | b2 | b1 | b0 |
| GMA7BK2 | 0x26 | W1 | W0 | X | X | X | X | b9 | b8 | b7 | b6 | b5 | b4 | b3 | b2 | b1 | b0 |
| GMA8BK2 | 0x27 | W1 | W0 | X | X | X | X | b9 | b8 | b7 | b6 | b5 | b4 | b3 | b2 | b1 | b0 |
| GMA9BK2 | 0x28 | W1 | W0 | X | X | X | X | b9 | b8 | b7 | b6 | b5 | b4 | b3 | b2 | b1 | b0 |
| GMA10BK2 | 0x29 | W1 | W0 | X | X | X | X | b9 | b8 | b7 | b6 | b5 | b4 | b3 | b2 | b1 | b0 |
| GMA11BK2 | 0×2A | W1 | W0 | X | X | X | X | b9 | b8 | b7 | b6 | b5 | b4 | b3 | b2 | b1 | b0 |
| GMA12BK2 | 0x2B | W1 | W0 | X | X | X | X | b9 | b8 | b7 | b6 | b5 | b4 | b3 | b2 | b1 | b0 |
| VCOM2 | 0x2C | W1 | W0 | X | X | X | X | b9 | b8 | b7 | b6 | b5 | b4 | b3 | b2 | b1 | b0 |
| VCOM2MIN | 0x2D | W1 | W0 | X | X | X | X | b9 | b8 | b7 | b6 | b5 | b4 | b3 | b2 | b1 | b0 |
| VCOM2MAX | 0x2E | W1 | W0 | X | X | X | X | b9 | b8 | b7 | b6 | b5 | b4 | b3 | b2 | b1 | b0 |

Table 5. Write Control Bits

| W1 | W0 |  |
| :---: | :---: | :--- |
| 0 | 0 | No update. |
| 0 | 1 | ACTION |
| 1 | 0 | All DAC registers get updated when the current I2C register has finished updating (end of BO). |
| 1 | 1 | No update. |

# 12-Channel, 10-Bit Programmable Gamma and VCOM Reference Voltages 

## VCOM Programmable Range (VCOMMIN and VCOMMAX)

The IC features a programmable range for VCOM1 and VCOM2. VCOM1MIN and VCOM1MAX registers provide low and high limits for the VCOM1 register. At the factory, VCOM1MIN is set to 0 and VCOM1MAX is set to 1023 (default values) to provide the full rail-to-rail programmable range for VCOM1. Later, the user can define their own limits by programming VCOM1MIN and VCOM1MAX registers.
VCOM1 register values are limited to the defined range. If the VCOM1 register accidentally gets programmed with a value higher than VCOM1MAX, it automatically gets locked to the VCOM1MAX value. The ${ }^{2} \mathrm{C}$ bus does acknowledge and receive the data sent on the bus; however, internally the part recognizes that the value is outside of the range and adjusts it accordingly. The same scenario is true if the value programming VCOM1 is below VCOM1MIN.
VCOM2MIN and VCOM2MAX have a similar relationship with VCOM2.

## Volatile Memory

The IC features a double-buffered register structure with the $I^{2} \mathrm{C}$ registers as the first buffer and the DAC registers as the second buffer. The benefit is that the $\mathrm{I}^{2} \mathrm{C}$ registers can be updated without updating the DAC registers. After the ${ }^{2} \mathrm{C}$ registers have been updated, the value or values in the ${ }^{2} \mathrm{C}$ registers can be transferred all at the same time to the DAC registers.
Figure 2 shows how to program a single DAC register. The output voltage is updated after sending LSB (DO). It is possible to write to multiple I2C registers first, then update the output voltage of all channels simultaneously, as shown in Figure 3. In this mode, it is possible for the I2C master to write to all registers of the IC (gamma, VCOM, and programmable reference) in one communication. In that case, the value programmed on addresses $0 \times 0 \mathrm{C}-0 \times 11,0 \times 13-0 \times 17,0 \times 1 \mathrm{~A}-0 \times 1 \mathrm{E}$, and $0 \times 20-0 \times 2$ E are meaningless. However, the IC does send an acknowledge bit for each of the two bytes on any of these addresses. The control bits (W1, W0) shown in Figure 3 are set in a way that all DACs are programmed to their desired value with no changes to the output voltages until the LSB of the last DAC is received and then all the channels update simultaneously.


Figure 2. Single DAC Programming


Figure 3. Multiple (or All) DACs Programming

## 12-Channel, 10-Bit Programmable Gamma and VCOM Reference Voltages

## I2C Serial Interface

The IC features an ${ }^{12} \mathrm{C} / \mathrm{SMBus}^{\text {TM }}$-compatible, 2 -wire serial interface consisting of a serial-data line (SDA) and a serial-clock line (SCL). SDA and SCL facilitate communication between the devices and the master at clock rates up to 1 MHz . Figure 1 shows the 2 -wire interface timing diagram. The master generates SCL and initiates data transfer on the bus. A master device writes data to the devices by transmitting the proper slave address followed by the register address and then the data word Each transmit sequence is framed by a START (S) or REPEATED START (Sr) condition and a STOP (P) condition. Each word transmitted to the MAX9679A is 8 bits long and is followed by an acknowledge clock pulse. A master reading data from the devices transmits the proper slave address followed by a series of nine SCL pulses. The devices transmit data on SDA in sync with the master-generated SCL pulses. The master acknowledges receipt of each byte of data. Each read sequence is framed by a START or REPEATED START condition, a not acknowledge, and a STOP condition. SDA operates as both an input and an open-drain output. A pullup resistor, typically greater than $500 \Omega$, is required on the SDA bus. SCL operates as only an input. A pullup resistor, typically greater than $500 \Omega$, is required on SCL if there are multiple masters on the bus, or if the master in a single-master system has an open-drain SCL output. Series resistors in line with SDA and SCL are optional. Series resistors protect the digital inputs of the devices from high-voltage spikes on the bus lines, and minimize crosstalk and undershoot of the bus signals.

## Bit Transfer

One data bit is transferred during each SCL cycle. The data on SDA must remain stable during the high period of the SCL pulse. Changes in SDA while SCL is high are


Figure 4. START, STOP, and REPEATED START Conditions

SMBus is a trademark of Intel Corp.
control signals. See the START and STOP Conditions section. SDA and SCL idle high when the $\mathrm{I}^{2} \mathrm{C}$ bus is not busy.

START and STOP Conditions
SDA and SCL idle high when the bus is not in use. A master initiates communication by issuing a START condition. A START condition is a high-to-low transition on SDA with SCL high. A STOP condition is a low-to-high transition on SDA while SCL is high (Figure 4).
A START condition from the master signals the beginning of a transmission to the IC. The master terminates transmission, and frees the bus, by issuing a STOP condition. The bus remains active if a REPEATED START condition is generated instead of a STOP condition.

## Early STOP Conditions

The IC recognizes a STOP condition at any point during data transmission except if the STOP condition occurs in the same high pulse as a START condition. For proper operation, do not send a STOP condition during the same SCL high pulse as the START condition.

## Slave Address

The slave address is defined as the 7 most significant bits (MSBs) followed by the read/write (R/W) bit. Set the R/W bit to 1 to configure the IC to read mode. Set the R/W bit to 0 to configure the IC to write mode. The address is the first byte of information sent to the IC after the START condition. The IC's slave address is configured with AO. Table 6 shows the possible addresses for the IC.

## Acknowledge

The acknowledge bit (ACK) is a clocked 9th bit that the IC uses to handshake receipt of each byte of data when in write mode (Figure 5).

## Table 6. Slave Address

| A0 | READ ADDRESS | WRITE ADDRESS |
| :---: | :---: | :---: |
| AGND | E9h (11101001) | E8h (11101000) |
| DVDD | EBh (11101011) | EAh (11101010) |



Figure 5. Acknowledge

## 12-Channel, 10-Bit Programmable Gamma and VCOM Reference Voltages

The IC pulls down SDA during the entire master-generated ninth clock pulse if the previous byte is successfully received. Monitoring ACK allows for detection of unsuccessful data transfers. An unsuccessful data transfer occurs if a receiving device is busy or if a system fault has occurred. In the event of an unsuccessful data transfer, the bus master may retry communication. The master pulls down SDA during the ninth clock cycle to acknowledge receipt of data when the IC is in read mode. An acknowledge is sent by the master after each read byte to allow data transfer to continue. A not acknowledge is sent when the master reads the final byte of data from the IC, followed by a STOP condition.

## Write Data Format

A write to the IC consists of transmitting a START condition, the slave address with the R/W bit set to 0,1 data byte of data to configure the internal register address pointer, one word (2 bytes) of data or more, and a STOP condition.

Figure 6 illustrates the proper frame format for writing one word of data to the IC. Figure 7 illustrates the frame format for writing n-bytes of data to the IC.
The slave address with the R/W bit set to 0 indicates that the master intends to write data to the IC. The IC acknowledges receipt of the address byte during the master-generated 9th SCL pulse.
The second byte transmitted from the master configures the IC's internal register address pointer. The IC's internal address pointer consists of the six least significant bits (LSB) of the second byte. The 2 MSBs of the second byte ( M 1 and M 0 ) are set to 00b when writing to the internal registers. The pointer tells the IC where to write the next byte of data. An acknowledge pulse is sent by the IC upon receipt of the address pointer data when writing to the DAC registers.
The third and fourth bytes sent to the IC contain the data that is written to the chosen register. An acknowledge pulse from the IC signals receipt of each data byte.


Figure 6. Writing a Word of Data to the IC


Figure 7. Writing n-Bytes of Data to the IC

## 12-Channel, 10-Bit Programmable Gamma and VCOM Reference Voltages

The address pointer autoincrements to the next register address after receiving every other data byte. This autoincrement feature allows a master to write to sequential register address locations within one continuous frame. The master signals the end of transmission by issuing a STOP condition. If data is written into register address 0x2E, the address pointer autoincrements to 0xFF and stays at 0xFF until the master writes a new value into the register address pointer.

## Read Data Format

The master presets the address pointer by first sending the IC's slave address with the R/W bit set to 0 followed by the register address with M 1 and M 0 set to 00 after a START condition. The IC acknowledges receipt of its slave address and the register address by pulling SDA low during the 9th SCL clock pulse. A REPEATED START condition is then sent followed by the slave address with the R/W bit set to 1 . The IC transmits the contents of the specified register. Transmitted data is valid on the rising
edge of the master-generated serial clock (SCL). The address pointer autoincrements after every other read data byte. This autoincrement feature allows all registers to be read sequentially within one continuous frame. A STOP condition can be issued after any number of read data bytes. If a STOP condition is issued followed by another read operation, the first data byte to be read is from the register address location set by the previous transaction and not 0x00, and subsequent reads autoincrement the address pointer until the next STOP condition. Attempting to read from register addresses higher than $0 \times 2 \mathrm{E}$ results in repeated reads from a dummy register containing all one data. The master acknowledges receipt of each read byte during the acknowledge clock pulse. The master must acknowledge all correctly received bytes except the last byte. The final byte must be followed by a not acknowledge from the master and then a STOP condition. Figures 8 and 9 illustrate the frame format for reading data from the IC.


Figure 8. Reading One Indexed Word of Data from the IC


Figure 9. Reading n Bytes of Indexed Data from the IC

## 12-Channel, 10-Bit Programmable Gamma and VCOM Reference Voltages

## Applications Information

## Power Sequencing

AVDD1, AVDD2, AVDD_AMP, and DVDD are independent of each other and can be powered up and powered down in any sequence. However, output voltages are only guaranteed to power up in a well-behaved manner when DVDD is powered up first and powered down last (Figures 10 and 11). Connecting AVDD2 and AVDD_AMP to half AVDD supply reduces the temperature of the IC. ${ }^{2} \mathrm{C}$ commnication is available 150ms after DVDD power-up.
If AVDD2 and AVDD_AMP are connected to the 12 V supply to the LCD module because a half AVDD supply is not available, then Figure 12 shows the power-up and power-down sequence. The gamma and VCOM outputs are close to ground until AVDD1 is greater than its poweron reset voltage because AVDD1 is used to power the internal voltage reference.

PCB Layout and Grounding
If the IC is mounted using reflow soldering or waver soldering, the ground vias for the exposed pad should have a finished hole size of at least 14 mils to ensure adequate wicking of soldering onto the exposed pad. If
the IC is mounted using solder mask technique, the vias requirement does not apply. In either case, the exposed pad on the TQFN package is electrically connected to both digital and analog grounds through a low thermal resistance path to ensure adequate heat dissipation. Do not route traces under these packages. The layout of the exposed pad should have multiple small vias over a single large via as shown in Figure 13.
Thermal resistance between top and ground layers can be optimized with multiple small vias, and it is recommended to have a plated via with 15 mils diameter. The via should be flooded with solder for good thermal performance.

## Power-Supply Bypassing

The IC operates from a single 9 V to 20 V analog supply (AVDD) and a 2.7 V to 3.6 V digital supply (DVDD). Bypass AVDD to AGND with $0.1 \mu \mathrm{~F}$ and $10 \mu \mathrm{~F}$ capacitors in parallel. Use an extensive ground plane to ensure optimum performance. Bypass DVDD to AGND with a $0.1 \mu \mathrm{~F}$ capacitor. The $0.1 \mu \mathrm{~F}$ bypass capacitors should be as close as possible to the device. Refer to the MAX9679A Evaluation Kit for a proven PCB layout.


Figure 10. Conventional Power-Up and Power-Down Sequence

## 12-Channel, 10-Bit Programmable Gamma and VCOM Reference Voltages



Figure 11. Power-Up and Power-Down Sequence with AVDD2 and AVDD_AMP Connected to Half AVDD


Figure 12. Power-Up and Power-Down Sequence with AVDD2 and AVDD_AMP Connected to 12V


Figure 13. Multiple Small Vias are Recommended over a Single Large Via in the PCB Layout

## 12-Channel, 10-Bit Programmable Gamma and VCOM Reference Voltages

## Package Information

For the latest package outline information and land patterns (footprints), go to www.maxim-ic.com/packages. Note that a "+", "\#", or "-" in the package code indicates RoHS status only. Package drawings may show a different suffix character, but the drawing pertains to the package regardless of RoHS status.

| PACKAGE TYPE | PACKAGE CODE | OUTLINE NO. | LAND PATTERN NO. |
| :---: | :---: | :---: | :---: |
| 24 TQFN | T2444M +1 | $\underline{21-0139}$ | $\underline{90-0068}$ |



## 12-Channel, 10-Bit Programmable Gamma and VCOM Reference Voltages

## Package Information (continued)

For the latest package outline information and land patterns (footprings), go to www.maxim-ic.com/packages. Note that a " + ", "\#", or "-" in the package code indicates RoHS status only. Package drawings may show a different suffix character, but the drawing pertains to the package regardless of RoHS status.

| CDMMDN DIMENSIDNS |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| PKG | 12L $4 \times 4$ |  |  | 16L $4 \times 4$ |  |  | 20L $4 \times 4$ |  |  | 24L $4 \times 4$ |  |  | 28L $4 \times 4$ |  |  |
| REF. | MIN. | NDM. | MAX. | MIN. | NDM. | MAX. | MIN. | NDM. | MAX. | MIN. | NDM. | MAX. | MIN. | NDM. | MAX. |
| A | 0.70 | 0.75 | 0.80 | 0.70 | 0.75 | 0.80 | 0.70 | 0.75 | 0.80 | 0.70 | 0.75 | 0.80 | 0.70 | 0.75 | 0.80 |
| A1 | 0.0 | 0.02 | 0.05 | 0.0 | 0.02 | 0.05 | 0.0 | 0.02 | 0.05 | 0.0 | 0.02 | 0.05 | 0.0 | 0.02 | 0.05 |
| A2 | 0.20 REF |  |  | 0.20 REF |  |  | 0.20 REF |  |  | 0.20 REF |  |  | 0.20 REF |  |  |
| b | 0.25 | 0.30 | 0.35 | 0.25 | 0.30 | 0.35 | 0.20 | 0.25 | 0.30 | 0.18 | 0.23 | 0.30 | 0.15 | 0.20 | 0.25 |
| D | 3.90 | 4.00 | 4.10 | 3.90 | 4.00 | 4.10 | 3.90 | 4.00 | 4.10 | 3.90 | 4.00 | 4.10 | 3.90 | 4.00 | 4.10 |
| E | 3.90 | 4.00 | 4.10 | 3.90 | 4.00 | 4.10 | 3.90 | 4.00 | 4.10 | 3.90 | 4.00 | 4.10 | 3.90 | 4.00 | 4.10 |
| e | 0.80 BSC . |  |  | 0.65 BSC. |  |  | 0.50 BSC. |  |  | 0.50 BSC . |  |  | 0.40 BSC . |  |  |
| k | 0.25 | - | - | 0.25 | - | - | 0.25 | - | - | 0.25 | - | - | 0.25 | - | - |
| L | 0.45 | 0.55 | 0.65 | 0.45 | 0.55 | 0.65 | 0.45 | 0.55 | 0.65 | 0.30 | 0.40 | 0.50 | 0.30 | 0.40 | 0.50 |
| N | 12 |  |  | 16 |  |  | 20 |  |  | 24 |  |  | 28 |  |  |
| ND | 3 |  |  | 4 |  |  | 5 |  |  | 6 |  |  | 7 |  |  |
| NE | 3 |  |  | 4 |  |  | 5 |  |  | 6 |  |  | 7 |  |  |
| Jedec Vor. | WGGB |  |  | WGGC |  |  | WGGD-1 |  |  | WGGD-2 |  |  | WGGE |  |  |


| EXPDSED PAD VARIATIDNS |  |  |  |  |  |  |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| $\begin{aligned} & \text { PKG. } \\ & \text { CODES } \end{aligned}$ | D2 |  |  | E2 |  |  |
|  | MIN. | NDM. | MAX. | MIN. | NDM. | MAX |
| T1244-3 | 1.95 | 2.10 | 2.25 | 1.95 | 2.10 | 2.25 |
| T1244-4 | 1.95 | 2.10 | 2.25 | 1.95 | 2.10 | 2.25 |
| T1644-3 | 1.95 | 2.10 | 2.25 | 1.95 | 2.10 | 2.25 |
| T1644-4 | 1.95 | 2.10 | 2.25 | 1.95 | 2.10 | 2.25 |
| T2044-2 | 1.95 | 2.10 | 2.25 | 1.95 | 2.10 | 2.25 |
| T2044-3 | 1.95 | 2.10 | 2.25 | 1.95 | 2.10 | 2.25 |
| T2444-2 | 1.95 | 2.10 | 2.25 | 1.95 | 2.10 | 2.25 |
| T2444-3 | 2.45 | 2.60 | 2.63 | 2.45 | 2.60 | 2.63 |
| T2444-4 | 2.45 | 2.60 | 2.63 | 2.45 | 2.60 | 2.63 |
| T2444N-4 | 2.45 | 2.60 | 2.63 | 2.45 | 2.60 | 2.63 |
| T2444M-1 | 2.45 | 2.60 | 2.63 | 2.45 | 2.60 | 2.63 |
| T2844-1 | 2.50 | 2.60 | 2.70 | 2.50 | 2.60 | 2.70 |
| T2844N-1 | 2.65 | 2.70 | 2.75 | 2.65 | 2.70 | 2.75 |


| DIMENSIDN |  |  |  |  |  |  |  |  |  |
| :--- | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| PKG. <br> CODE | D2 |  |  | E2 |  |  | L |  |  |
|  | MIN. | NDM. | MAX. | MIN. | NDM. | MAX. | MIN. | NDM. | MAX. |
|  | 2.85 | 2.90 | 2.95 | 2.85 | 2.90 | 2.95 | 0.25 | 0.30 | 0.35 |

NOTES:

1. Dimensioning \& talerancing canform ta asme y14.5M-1994.

| T2044-4 | 2.85 | 2.90 | 2.95 | 2.85 | 2.90 | 2.95 | 0.25 | 0.30 | 0.35 |
| :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- |

2. AlL dimensions are in millimeters. angles are in degrees.
3. N IS THE TOTAL NUMBER DF TERMINALS.
4. THE TERMINAL \#1 IDENTIFIER AND TERMINAL NUMBERING CDNVENTIUN SHALL CZNFORM TI JESD 95-1 SPP-012. DETAILS DF TERMINAL \#1 IDENTIFIER ARE ZPTIONAL, BUT MUST BE LICATED WITHIN THE ZZNE INDICATED. THE TERMINAL \#1 IDENTIFIER MAY BE EITHER A MLLD DR MARKED FEATURE.
5. DIMENSIUN b APPLIES TD METALLIZED TERMINAL AND IS MEASURED BETWEEN 0.25 mm AND 0.30 mm FROM TERMINAL TIP
6. ND AND NE REFER TI THE NUMBER DF TERMINALS DN EACH D AND E SIDE RESPECTIVELY.
7. DEPGPULATION IS PUSSIBLE IN A SYMMETRICAL FASHIUN.
8. CIPLANARITY APPLIES TI THE EXPISED HEAT SINK SLUG AS WELL AS THE TERMINALS.
9. DRAWING CZNFORMS TD JEDEC MD220, EXCEPT FDR T2444-3, T2444-4 AND T2844-1.
10. MARKING IS FDR PACKAGE DRIENTATIUN REFERENCE UNLY.
11. CDPLANARITY SHALL NDT EXCEED 0.08 mm .
12. WARPAGE SHALL NDT EXCEED 0.10 mm .
13. LEAD CENTERLINES TI BE AT TRUE POSITIDN AS DEFINED BY BASIC DIMENSICN " $e$ ", $\pm 0.05$.
14. NUMBER DF LEADS SHDWN ARE FDR REFERENCE DNLY.
15. MATERIAL MUST COMPLY WITH BANNED AND RESTRICTED SUBSTANCES SPEC \# 10-0131.
16. ALL DIMENSIDNS ARE THE SAME FDR LEADED ( - ) \& PbFREE (+) PACKAGE CDDES.


# 12-Channel, 10-Bit Programmable Gamma and VCOM Reference Voltages 

Revision History

| REVISION <br> NUMBER | REVISION <br> DATE | DESCRIPTION | PAGES <br> CHANGED |
| :---: | :---: | :---: | :---: | :---: |
| 0 | $7 / 11$ | Initial release | - |

