## Digital Input Class DG Amplifier with I/V Sense and Ultra-Low Quiescent Power

#### **General Description**

The MAX98395 is a high-efficiency, mono Class-DG speaker amplifier with industry leading quiescent power featuring I/V sense and dynamic headroom tracking (DHT). Precision output current and voltage monitoring (I/ V sense) enables speaker protection algorithms to be run by a host device. Spread spectrum modulation (SSM) and edge rate control minimize EMI and eliminate the need for the output filtering found in traditional Class-D devices.

To achieve industry-leading quiescent power, the Class-DG amplifier employs two supply rails, VBAT and PVDD, to supply the speaker amplifier. Additionally, as the powersupply voltage varies due to sudden transients and declining battery life, DHT automatically optimizes the headroom available to the Class-DG amplifier to maintain consistent distortion and listening levels. The DHT block provides both a dynamic range compressor (DRC) and a limiter that can operate as either a signal distortion limiter (SDL) or standard signal level limiter (SLL).

The device provides a PCM interface for audio data and a standard I<sup>2</sup>C interface for control data communication. The PCM interface supports audio playback using I<sup>2</sup>S, left-justified, and TDM audio data formats. In TDM mode, the device can support up to 16 channels of audio data. A unique clocking structure eliminates the need for an external master clock for PCM communication, which reduces pin count and simplifies board layout.

Thermal-foldback protection ensures robust behavior when the thermal limits of the device are reached. When enabled, it automatically reduces the output power when the temperature exceeds a user-specified threshold. This allows for uninterrupted music playback even at high ambient temperatures. Traditional thermal protection is also available in addition to robust overcurrent protection.

The device is available in a 0.4mm pitch, 28-bump waferlevel package (WLP). The device operates over the extended -40 $^{\circ}$ C to +85 $^{\circ}$ C temperature range.

## **Applications**

- Mobile Speakers
- Smart Speakers
- Smart IoT
- Tablets
- Notebook Computers
- Soundbars

#### **Benefits and Features**

- Wide Input Supply Range (3.0V to 14V)
- Class-DG Operation Enables Industry Leading Quiescent Power
  - 16mW at V<sub>PVDD</sub> = 3.8V
  - 15mW at V<sub>PVDD</sub> = 12V
- Ultra-Low Noise Floor
  - 11µV<sub>RMS</sub> Output Noise
  - 116dB Dynamic Range
- Low Distortion
  - -83dB THD+N at 2W into 8Ω, f = 1kHz and 3kHz
    -77dB THD+N at 2W into 8Ω, f = 6kHz
- Output Power at 1% THD+N:
  - 7.7W into  $8\Omega$ , V<sub>PVDD</sub> = 12V
  - 11.7W into 4Ω, V<sub>PVDD</sub> = 12V
- Speaker Amplifier Efficiency:
   88% at 5W into 8Ω, V<sub>PVDD</sub> = 12V
- Class-D EMI Reduction Enables Filterless Operation
   Spread-Spectrum Modulation
  - Switching Edge Rate Control
- Integrated Speaker Current and Voltage Sense Requires no External Components
- I<sup>2</sup>S/16-Channel TDM and I<sup>2</sup>C Digital Interfaces
- Playback and IV Paths Support Sample Rates up to 96kHz
- Dynamic Headroom Tracking (DHT) Maintains a Consistent Listening Experience
- Extensive Click-and-Pop Suppression
- 28-Bump WLP (1.62mm x 2.88mm x 0.5mm, 0.4mm Pitch)

Ordering Information appears at end of data sheet.



## Digital Input Class DG Amplifier with I/V Sense and Ultra-Low Quiescent Power

## Simplified Block Diagram



# Digital Input Class DG Amplifier with I/V Sense and Ultra-Low Quiescent Power

#### **TABLE OF CONTENTS**

General Description
Applications
Benefits and Features
Simplified Block Diagram
Absolute Maximum Ratings
Package Information
28 Bump WLP
Electrical Characteristics
Typical Operating Characteristics
Bump Configuration
MAX98395
Bump Descriptions
Functional Diagrams
Detailed Block Diagram
Detailed Description
Device State Control
Hardware Shutdown State
Software Shutdown State
Active State
Device Sequencing
PCM Interface
PCM Clock Configuration
PCM Data Format Configuration
I <sup>2</sup> S/Left-Justified Mode
TDM Modes
PCM Data Path Configuration
PCM Data Input
PCM Data Output
Data Output Channel—Interleaved I/V Sense Data 42
Data Output Shared Channel—I/V Sense Data
Status Byte
PCM Interface Timing
Interrupts
Interrupt Bit Field Composition
Interrupt Output Configuration
Interrupt Sources
Speaker Path
Speaker Path Noise Gate

# Digital Input Class DG Amplifier with I/V Sense and Ultra-Low Quiescent Power

## TABLE OF CONTENTS (CONTINUED)

Speaker Path Dither	47
Speaker Path Data Inversion	47
Speaker Path DC Blocking Filter	47
Speaker Path Digital Volume Control	47
Speaker Path Digital Gain Control	47
Speaker Path DSP Data Feedback Path	47
Speaker Safe Mode	47
Speaker Path Maximum Peak Output Voltage Scaling	48
Dynamic Headroom Tracking (DHT)	48
DHT Supply Tracking and Headroom	48
DHT Mode 1—Signal Distortion Limiter (SDL)	50
DHT Mode 2—Signal Level Limiter (SLL)	54
DHT Mode 3—Dynamic Range Compressor (DRC)	56
DHT Mode 4—Dynamic Range Compressor (DRC) with Signal Level Limiter (SLL)	58
DHT Attenuation	60
DHT Attenuation Reporting	62
DHT Ballistics	62
Speaker Amplifier	63
Speaker Amplifier Operating Modes	63
Class-DG Mode Enabled	63
Delay for DG Mode	64
Class-DG Mode Disabled	64
Speaker Amplifier Ultra-Low EMI Filterless Operation	64
Speaker Amplifier Overcurrent Protection	64
Speaker Current and Voltage Sense ADC Path	64
Measurement ADC	65
Measurement ADC Thermal Channel	65
Measurement ADC PVDD Channel	65
Measurement ADC VBAT Channel	66
Clock and Data Monitors	66
Input Data Monitor	66
Clock Monitor	67
Clock Activity and Frequency Detection	68
Clock Frame Error Detection	68
Thermal Protection	69
Thermal Warning and Thermal Shutdown Configuration	69
Thermal Shutdown Recovery Configuration	69
Thermal Foldback	69

# Digital Input Class DG Amplifier with I/V Sense and Ultra-Low Quiescent Power

#### TABLE OF CONTENTS (CONTINUED)

Tone Generator	70
Interchip Communication	70
ICC Operation and Data Format	70
Multiamplifier Grouping	71
ICC Timing	72
I <sup>2</sup> C Serial Interface	72
Slave Address	73
Bit Transfer	74
START and STOP Conditions	74
Early STOP Conditions	74
Acknowledge	74
Write Data Format	75
Read Data Format	76
I <sup>2</sup> C Register Map	77
Control Bit Field Types and Write Access Restrictions	77
Register Map	78
MAX98395 Register Map	78
Register Details	83
Applications Information	128
Layout and Grounding	128
Recommended External Components	128
Typical Application Circuits	129
Typical Application Circuit	129
Ordering Information	129
Revision History	130

# Digital Input Class DG Amplifier with I/V Sense and Ultra-Low Quiescent Power

#### **LIST OF FIGURES**

Figure 1. Standard I <sup>2</sup> S Mode	38
Figure 2. Left-Justified Mode	38
Figure 3. Left-Justified Mode (LRCLK Inverted)	38
Figure 4. Left-Justified Mode (BCLK Inverted)	39
Figure 5. TDM Modes	40
Figure 6. Device Audio Signal Path Diagram	41
Figure 7. I <sup>2</sup> S Mode with Interleaved Voltage and Current Data , Channel Length = 24 Bits, Zero Padding	43
Figure 8. PCM Interface Timing/Slave Mode—LRCLK, BCLK, DIN Timing Diagram	44
Figure 9. PCM Interface Timing/DOUT Timing Diagram	44
Figure 10. Speaker Signal Path Diagram	46
Figure 11. Simplified Dynamic Headroom Tracking System Block Diagram.	48
Figure 12. V <sub>TPO</sub> and A <sub>TPO</sub> Calculation Example	49
Figure 13. Signal Distortion Limiter with $V_{MPO} \le V_{SUP}$ and +20% Headroom (SUP <sub>HR</sub> )	50
Figure 14. Signal Distortion Limiter with $V_{MPO} \le V_{SUP}$ and 0% Headroom (SUP <sub>HR</sub> )	51
Figure 15. Signal Distortion Limiter with $V_{MPO} \le V_{SUP}$ and -20% Headroom (SUP <sub>HR</sub> )	52
Figure 16. Signal Distortion Limiter with $V_{MPO} > V_{SUP}$ and +20% Headroom (SUP <sub>HR</sub> )	53
Figure 17. Signal Distortion Limiter with $V_{MPO} > V_{SUP}$ and 0% Headroom (SUP <sub>HR</sub> )	53
Figure 18. Signal Distortion Limiter with V <sub>MPO</sub> > V <sub>SUP</sub> and -20% Headroom (SUPHR)	54
Figure 19. Signal Level Limiter with V <sub>TPO</sub> > V <sub>SLL</sub> as V <sub>SUP</sub> Decreases	55
Figure 20. Signal Level Limiter with V <sub>TPO</sub> < V <sub>SLL</sub> Showing Amplifier Output Clipping	56
Figure 21. Dynamic Range Compression with Decreasing $V_{SUP}$ and $SUP_{HR} \ge 0\%$	57
Figure 22. Dynamic Range Compressor with SUP <sub>HR</sub> < 0% and Output Clipping	58
Figure 23. DHT DRC and SLL with Decreasing $V_{SUP}(V_{TPO})$ , and $SUP_{HR} \ge 0\%$	59
Figure 24. DHT DRC and SLL with Decreasing V <sub>SUP</sub> (V <sub>TPO</sub> ), and SUP <sub>HR</sub> < 0%	60
Figure 25. Distortion Limiter Case with -20% Headroom and A <sub>MAX</sub> Exceeded	61
Figure 26. Distortion Limiter Case with +20% Headroom and A <sub>MAX</sub> Exceeded	62
Figure 27. Data Monitor Error Generation due to Input Data Stuck Error Detection	67
Figure 28. Monitor Error Generation due to Input Data Magnitude Error Detection	67
Figure 29. Clock Monitor LRCLK Rate Error Example with CMON_ERRTOL = 0x1	68
Figure 30. Clock Monitor Framing Error Example in TDM Mode with PCM_BSEL = 0x6 and CMON_BSELTOL = 0x0	69
Figure 31. ICC Multi-Group Example with 2 Groups and 4 Total Devices	72
Figure 32. PCM Interface Timing/Interchip Communication—ICC Timing Diagram	72
Figure 33. I <sup>2</sup> C Interface Timing Diagram	73
Figure 34. I <sup>2</sup> C START, STOP, and REPEATED START Conditions	74
Figure 35. I <sup>2</sup> C Acknowledge	75
Figure 36. I <sup>2</sup> C Writing One Byte of Data to the Slave	75
Figure 37. I <sup>2</sup> C Writing n-Bytes of Data to the Slave	76
Figure 38. I <sup>2</sup> C Reading One Byte of Data from the Slave	76

# LIST OF FIGURES (CONTINUED)

Figure 39. I <sup>2</sup> C Reading n-Bytes of Data from the Slave	
--	--

# Digital Input Class DG Amplifier with I/V Sense and Ultra-Low Quiescent Power

#### LIST OF TABLES

Table 1. Typical Power-Up Sequence	35
Table 2. Typical Power-Down Sequence	36
Table 3. Sample Rate Selection For I/V Sense	37
Table 4. Supported I <sup>2</sup> S/Left-Justified Mode Configurations	37
Table 5. Supported TDM Mode Configurations	39
Table 6. Supported PCM Data Output Types	42
Table 7. Interrupt Sources	45
Table 8. Noise Gate Threshold LSB Location by Input Data Configuration	47
Table 9. I <sup>2</sup> C Slave Address	73
Table 10. Control Bit Types and Write Access Restrictions	77
Table 11. Component List	128

## Digital Input Class DG Amplifier with I/V Sense and Ultra-Low Quiescent Power

#### **Absolute Maximum Ratings**

VBAT to PGND	0.3V to +6.0V
PVDD to PGND	0.3V to +16V
PVDD to VBAT	0.3V to 16 - V <sub>VBAT</sub> V
AGND, DGND to PGND	-0.1V to +0.1V
AVDD to AGND	0.3V to +2.2V
DVDD, DVDDIO to DGND	-0.3V to +2.2V
OUTP, OUTN to PGND	0.3V to V <sub>PVDD</sub> + 0.3V
OUTPSNS, OUTNSNS to PGND	0.3V to +16V
VREFC to GND	0.3V to +5.5V
I2C1, I2C2, ADDR to GND	-0.3V to +4.0V

Stresses beyond those listed under "Absolute Maximum Ratings" may cause permanent damage to the device. These are stress ratings only, and functional operation of the device at these or any other conditions beyond those indicated in the operational sections of the specifications is not implied. Exposure to absolute maximum rating conditions for extended periods may affect device reliability.

## **Package Information**

#### 28 Bump WLP

Package Code	N281B2+2		
Outline Number	<u>21-100393</u>		
Land Pattern Number     Refer to <u>Application Note 1891</u>			
Thermal Resistance, Four-Layer Board:			
Junction to Ambient $(\theta_{JA})$	42.6°C/W		
Junction to Case ( $\theta_{JC}$ )	N/A		

For the latest package outline information and land patterns (footprints), go to <u>www.maximintegrated.com/packages</u>. Note that a "+", "#", or "-" in the package code indicates RoHS status only. Package drawings may show a different suffix character, but the drawing pertains to the package regardless of RoHS status. Package thermal resistances were obtained using the method described in JEDEC specification JESD51-7, using a four-layer board. For detailed information on package thermal

Package thermal resistances were obtained using the method described in JEDEC specification JESD51-7, using a four-layer board. For detailed information on package thermal considerations, refer to <a href="https://www.maximintegrated.com/thermal-tutorial">www.maximintegrated.com/thermal-tutorial</a>.

#### **Electrical Characteristics**

PARAMETER	SYMBOL	CONDITIONS	MIN	TYP	MAX	UNITS
POWER SUPPLIES						
VBAT Power-Supply Operating Voltage Range	V <sub>VBAT</sub>		3.0		5.5	V
VBAT Voltage	V <sub>VBAT</sub>	No sustained oscillations	2.3			V
PVDD Power-Supply Operating Voltage Range	V <sub>PVDD</sub>		3.0		14	V
PVDD Voltage	V <sub>PVDD</sub>	No sustained oscillations	2.3			V
AVDD Power-Supply Voltage Range	V <sub>AVDD</sub>		1.71	1.8	1.89	V
DVDD Power-Supply Voltage Range	V <sub>DVDD</sub>		1.14	1.2	1.89	V

# Digital Input Class DG Amplifier with I/V Sense and Ultra-Low Quiescent Power

#### **Electrical Characteristics (continued)**

PARAMETER	SYMBOL	CONE	ITIONS	MIN	TYP	MAX	UNITS
DVDDIO Power-Supply	V			1.14	1.2	1.26	V
Voltage Range	♥ DVDDIO			1.71	1.8	1.89	v
VBAT Undervoltage Lockout	V <sub>VBAT_UVLO</sub>	V <sub>VBAT</sub> falling		1.8		2.2	V
PVDD Undervoltage Lockout	V <sub>PVDD_UVLO</sub>	V <sub>PVDD</sub> falling		1.93		2.26	V
VBAT UVLO Hysteresis		Note 3		35			mV
PVDD UVLO Hysteresis		Note 3		30			mV
Supply Ramp Rate PVDD				0.1		100	V/ms
POWER CONSUMPTION	V QUIESCENT P	OWER CONSUMPT	ION				
Total Power	Pa	All supplies, IV	V <sub>PVDD</sub> = 12V, DG mode		14.5	24	m\\/
Consumption	ΓQ	sense enabled	V <sub>PVDD</sub> = 12V, PVDD mode		43	70	IIIVV
Table			V <sub>PVDD</sub> = 3.8V, PVDD mode		15.3	24	
Consumption	PQ	All supplies, IV sense enabled	V <sub>PVDD</sub> = 12V, DG mode, noise gate enabled		1.52	2.8	mW
Total Power Consumption	PQ	All supplies, IV V <sub>PVDD</sub> = 12V, DG mode			10.6		mW
Total Power Consumption	PQ	All supplies, IV sense disabled	V <sub>PVDD</sub> = 12V, noise gate enabled		1.5		mW
PVDD Quiescent Current	I <sub>Q_PVDD</sub>	IV sense enabled, V <sub>PVDD</sub> = 12V, DG mode			275	450	μA
VBAT Quiescent Current	I <sub>VBAT</sub>	IV sense enabled, V mode	/ <sub>PVDD</sub> = 12V, DG		1.7	2.7	mA
AVDD Quiescent Current	IAVDD	IV sense enabled, V mode	/ <sub>PVDD</sub> = 12V, DG		1.9	3.3	mA
DVDD Quiescent Current	IDVDD	IV sense enabled, v mode	/ <sub>PVDD</sub> = 12V, DG		1.1	1.6	mA
DVDDIO Quiescent Current	IDVDDIO	IV sense enabled, V <sub>PVDD</sub> = 12V, DG mode			10	85	μA
POWER CONSUMPTION	I / SOFTWARE S	HUTDOWN					
VBAT Software	ISHDN SW VB	VBAT = $3.8V$ , no BC transactions, T <sub>A</sub> = +	CLK/LRCLK/DIN 25°C		1	5	
Current	AT	VBAT = $3.8V$ , no BC transactions, T <sub>A</sub> = +	CLK/LRCLK/DIN 85°C			15	μΑ

# Digital Input Class DG Amplifier with I/V Sense and Ultra-Low Quiescent Power

#### **Electrical Characteristics (continued)**

PARAMETER	SYMBOL	CONDITIONS	MIN	ТҮР	MAX	UNITS
PVDD Software		PVDD = 3.8V, no BCLK/LRCLK/DIN transactions, T <sub>A</sub> = +25°C		1	5	
		PVDD = 3.8V, no BCLK/LRCLK/DIN transactions, T <sub>A</sub> = +85°C			15	
Current	DD	PVDD = 12V, no BCLK/LRCLK/DIN transactions, $T_A = +25^{\circ}C$		1	5	μΑ
		PVDD = 12V, no BCLK/LRCLK/DIN transactions, T <sub>A</sub> = +85°C			15	
AVDD Software	ISHON SW AV	No BCLK/LRCLK/DIN transactions, T <sub>A</sub> = +25°C		10	20	
Current	DD	No BCLK/LRCLK/DIN transactions, T <sub>A</sub> = +85°C			30	μΑ
DVDDIO+DVDD	ISHDN SW DV	No BCLK/LRCLK/DIN transactions, T <sub>A</sub> = +25°C		6.5	15	
Software Shutdown Supply Current	DD_DVDDIO	No BCLK/LRCLK/DIN transactions, T <sub>A</sub> = +85°C			18	μΑ
POWER CONSUMPTION / HARDWARE SHUTDOWN						
VBAT Hardware		VBAT = 3.8V, T <sub>A</sub> = +25°C		0.5	5	_
Shutdown Supply Current	AT	VBAT = 3.8V, T <sub>A</sub> = +85°C			15	μA
		PVDD = 3.8V, T <sub>A</sub> = +25°C		0.5	5	
PVDD Hardware	ISHDN HW PV	PVDD = 3.8V, T <sub>A</sub> = +85°C			15	μA
Current	DD	PVDD = 12V, T <sub>A</sub> = +25°C		1	5	
		PVDD = 12V, T <sub>A</sub> = +85°C			15	
AVDD Hardware	ISHON HW AV	T <sub>A</sub> = +25°C		0.1	1	
Current	DD DD	T <sub>A</sub> = +85°C			10	μA
DVDDIO+DVDD		T <sub>A</sub> = +25°C		0.14	5.8	
Hardware Shutdown Supply current	DD_DVDDIO	T <sub>A</sub> = +85°C			6.4	μA
TURN-ON/OFF TIME						
Turn-On Time		From EN bit set to 1 to full operation, volume ramp disabled (Note 4)		1.2	3	ms
	t <sub>ON</sub>	From EN bit set to 1 to full operation, volume ramp enabled (Note 4)		2.9	6	ms
		From SPK_EN bit set to 1 to full operation, EN = 1, volume ramp disabled		0.75		ms

# Digital Input Class DG Amplifier with I/V Sense and Ultra-Low Quiescent Power

#### **Electrical Characteristics (continued)**

PARAMETER	SYMBOL	CONDITIONS	MIN	TYP	MAX	UNITS	
		From full operation, EN bit set to 0 to software shutdown, volume ramp disabled		30	100	μs	
Turn-Off Time	toff	From full operation, EN bit set to 0 to software shutdown, volume ramp enabled		1.9	6	ms	
		From SPK_EN bit set to 0 to amplifier disabled, EN = 1		0.025		ms	
DIGITAL AUDIO PATH							
DIGITAL AUDIO PATH /	GAIN CONTROL	LS / DIGITAL VOLUME CONTROL					
Digital Volume Control (max)	ASPK_VOL	SPK_VOL[6:0] = 0x00		0		dB	
Digital Volume Control (min)	A <sub>SPK_VOL</sub>	SPK_VOL[6:0] = 0x7E		-63		dB	
Digital Volume Control Step Size				0.5		dB	
DIGITAL AUDIO PATH /	FILTERING / DIG	GITAL HIGHPASS FILTER CHARACTERIS	FICS (Note	5)			
DC Attenuation			80			dB	
DC Blocking Cut Off Frequency		Across all sample rates		1.872		Hz	
DIGITAL AUDIO PATH /	FILTERING / DIG	GITAL FILTER CHARACTERISTICS (LRCL	K < 50kHz) (	(Note 5)			
Valid Sample Rates			16		48	kHz	
Deschand Cutoff	f <sub>PLP</sub>	Ripple < δ <sub>P</sub>	0.454 x f <sub>S</sub>			Hz	
	f <sub>PLP</sub>	Droop < -3dB	0.459 x f <sub>S</sub>			Hz	
Passband Ripple	δ <sub>P</sub>	f < f <sub>PLP</sub> , referenced to signal level at 1kHz	-0.1		+0.1	dB	
Stopband Cutoff	f <sub>SLP</sub>	Attenuation > $\delta_S$			0.49 x f <sub>S</sub>	Hz	
Stopband Attenuation	δ <sub>S</sub>	f > f <sub>SLP</sub>	75			dB	
Group Delay		f = 1kHz		8		samples	
DIGITAL AUDIO PATH /	FILTERING / DIG	GITAL FILTER CHARACTERISTICS (LRCL	K > 50kHz)	(Note 5)			
Valid Sample Rates			88.2		96	kHz	
Deschand Cutoff	f <sub>PLP</sub>	Ripple < $δ_P$ , 88.2kHz ≤ f <sub>S</sub> ≤ 96kHz	0.227 x f <sub>S</sub>			Hz	
Passband Cutoff	f <sub>PLP</sub>	Droop < -3dB, 88.2kHz $\leq$ f <sub>S</sub> $\leq$ 96kHz	0.314 x f <sub>S</sub>			Hz	
Passband Ripple	δρ	f < f <sub>PLP</sub> , referenced to signal level at 1kHz	-0.1		+0.1	dB	
Stopband Cutoff	f <sub>SLP</sub>	Attenuation < δ <sub>S</sub>			0.49 x f <sub>S</sub>	Hz	
Stopband Attenuation	δ <sub>S</sub>	f > f <sub>SLP</sub>	80			dB	

# Digital Input Class DG Amplifier with I/V Sense and Ultra-Low Quiescent Power

#### **Electrical Characteristics (continued)**

PARAMETER	SYMBOL	CONDITIONS	MIN	TYP	MAX	UNITS		
Max Group Delay		f = 1kHz		12		samples		
Max Device-to-Device Group Delay Variability		f <sub>IN</sub> = 1kHz		1		μs		
CLASS-DG AMPLIFIER								
Output Offset Voltage	V <sub>OS</sub>	T <sub>A</sub> = 25C, Z <sub>SPK</sub> = 8Ω + 33μH, DRE_EN = 0, SPK_GAIN_MAX = 0xE	-3	±1	+3	mV		
Click-and-Pop Level	K <sub>CP</sub>	Peak voltage, EN 0>1 or EN 1>0, audio playback silent, A-weighted, 32 samples per second, $T_A = +25^{\circ}C$ (Note 6)		-66		dBV		
Efficiency	η <sub>SPK</sub>	$P_{OUT}$ = 5W, $Z_L$ = 8 $\Omega$ + 33 $\mu$ H, f <sub>IN</sub> = 1kHz		89		0/2		
	η <sub>SPK</sub>	$P_{OUT}$ = 5W, $Z_L$ = 4 $\Omega$ + 33 $\mu$ H, f <sub>IN</sub> = 1kHz		81.5		70		
Output Power		$V_{PVDD}$ = 12V, Z <sub>L</sub> = 8Ω + 33µH, THD+N ≤ 1%, f <sub>IN</sub> = 1kHz		7.7				
	Роит	$V_{PVDD}$ = 14V, Z <sub>L</sub> = 8Ω + 33µH, THD+N ≤ 1%, f <sub>IN</sub> = 1kHz		10.5				
		$V_{PVDD}$ = 12V, Z <sub>L</sub> = 4Ω + 33µH, THD+N ≤ 1%, f <sub>IN</sub> = 1kHz		11.7		w		
		$V_{PVDD}$ = 12V, Z <sub>L</sub> = 8Ω + 33µH, THD+N ≤ 10%, f <sub>IN</sub> = 1kHz		9.6		1		
		$V_{PVDD}$ = 14V, Z <sub>L</sub> = 8Ω + 33µH, THD+N ≤ 10%, f <sub>IN</sub> = 1kHz		12.9				
		$f_{IN}$ = 1kHz, P <sub>OUT</sub> = 2W, Z <sub>L</sub> = 8 $\Omega$ + 33 $\mu$ H, Note 3	-73	-83				
Total Harmonic	THD+N	$f_{IN}$ = 1kHz, $P_{OUT}$ = 2W, $Z_L$ = 4 $\Omega$ + 33 $\mu$ H		-79		dB		
		$f_{IN}$ = 6kHz, $P_{OUT}$ = 2W, $Z_L$ = 8 $\Omega$ + 33 $\mu$ H	-70	-77				
		$f_{IN}$ = 6kHz, $P_{OUT}$ = 2W, $Z_L$ = 4 $\Omega$ + 33 $\mu$ H		-75				
Intermodulation Distortion		ITU-R standard, f <sub>IN</sub> = 19kHz/20kHz, V <sub>IN</sub> = -3dBFS		-76		dB		
Dynamic Range	DR	Measured using EIAJ method, -60dB at 1kHz output signal referenced to output power at 1%THD+N, A-weighted (Note 3)	112	116		dB		
Output Noise	e <sub>N</sub>	A-weighted		11		μV <sub>RMS</sub>		
CLASS-DG AMPLIFIER /	POWER-SUPP	LY RIPPLE REJECTION						
VBAT Supply DC Rejection	PSRR	V <sub>VBAT</sub> = 3.0 to 5.5V		90		dB		

# Digital Input Class DG Amplifier with I/V Sense and Ultra-Low Quiescent Power

#### **Electrical Characteristics (continued)**

PARAMETER	SYMBOL	CONI	DITIONS	MIN	TYP	MAX	UNITS	
			f <sub>RIPPLE</sub> = 217Hz (Note 3)	77	90			
VBAT Supply Rejection AC	PSRR	PSRR	V <sub>RIPPLE</sub> = 100mV <sub>P-P</sub>	f <sub>RIPPLE</sub> = 1kHz (Note 3)	77	87		dB
			f <sub>RIPPLE</sub> = 20kHz (Note 3)	56	65			
PVDD Supply DC Rejection	PSRR	V <sub>PVDD</sub> = 3.0 to 14V	,		100		dB	
PVDD Supply Rejection AC			f <sub>RIPPLE</sub> = 217Hz (Note 3)	93	100			
	PSRR	V <sub>RIPPLE</sub> = 100mV <sub>P-P</sub>	f <sub>RIPPLE</sub> = 1kHz (Note 3)	93	100		dB	
			f <sub>RIPPLE</sub> = 20kHz (Note 3)	73	78			
AVDD Supply DC Rejection	PSRR	V <sub>AVDD</sub> = 1.71V to 1	.89V		100		dB	
	ction PSRR			f <sub>RIPPLE</sub> = 217Hz		90		
AVDD Supply Rejection		VRIPPLE =	f <sub>RIPPLE</sub> = 1khz		90		dB	
		· • • · · · · · ·	f <sub>RIPPLE</sub> = 20Khz		85			
DVDD Supply DC Rejection	PSRR	V <sub>DVDD</sub> = 1.14 to 1.8	39V		100		dB	
			f <sub>RIPPLE</sub> = 217Hz		90			
DVDD Supply Rejection	PSRR	VRIPPLE =	f <sub>RIPPLE</sub> = 1khz		90		dB	
		100mvp-p	f <sub>RIPPLE</sub> = 20Khz		90		1	
DVDDIO Supply DC Rejection	PSRR	$V_{\text{DVDDIO}} = 1.14$ to	1.89V		100		dB	
			f <sub>RIPPLE</sub> = 217Hz		95		dB	
DVDDIO Supply Rejection AC	PSRR	$V_{RIPPLE} =$	f <sub>RIPPLE</sub> = 1khz		95			
			1.0000 A-4	f <sub>RIPPLE</sub> = 20Khz		95		

# Digital Input Class DG Amplifier with I/V Sense and Ultra-Low Quiescent Power

#### **Electrical Characteristics (continued)**

PARAMETER	SYMBOL	COND	ITIONS	MIN	TYP	MAX	UNITS
CLASS-DG AMPLIFIER	POWER-SUPPI	Y INTERMODULATIO	NC				
			V <sub>VBAT</sub> , f <sub>RIPPLE</sub> = 217Hz, V <sub>RIPPLE</sub> = 100mV <sub>P-P</sub>		-75		
			V <sub>PVDD</sub> , f <sub>RIPPLE</sub> = 217Hz, V <sub>RIPPLE</sub> = 100mV <sub>P-P</sub>		-85		
Power-Supply Intermodulation		f <sub>IN</sub> = 1kHz, P <sub>OUT</sub> = 400mW	V <sub>AVDD</sub> , f <sub>RIPPLE</sub> = 217Hz, V <sub>RIPPLE</sub> = 100mV <sub>P-P</sub>		-70		dB
			V <sub>DVDD</sub> , f <sub>RIPPLE</sub> = 217Hz, V <sub>RIPPLE</sub> = 100mV <sub>P-P</sub>		-70		
			V <sub>DVDDIO</sub> , f <sub>RIPPLE</sub> = 217Hz, V <sub>RIPPLE</sub> = 100mV <sub>P-P</sub>		-70		
Output Switching		Constant across all s 48kHz family	sample rates in the		472		
Frequency		Constant across all sample rates in the 44.1kHz family			451		
Frequency Response Deviation		Across the bandwidt referenced to f <sub>IN</sub> = 1	h 20Hz to 20kHz kHz (Note 3)	-0.25		+0.25	dB
Gain Error	A <sub>VERROR</sub>			-0.5		+0.5	dB
Channel-to-Channel Phase Error		Output phase shift be devices from 20Hz to sample rates and DA	etween multiple o 20kHz, across all N operating modes		1		o
Minimum Load Resistance					3.2		Ω
Minimum Load Inductance		In series with a $3.2\Omega$	load		0		μH
Maximum Load Inductance		In series with a $3.2\Omega$	load		100		μH
Current Limit	ILIM			4.5	6.0		А
SPEAKER VOLTAGE ADC							
Resolution					16		Bits
Sample Rate	fsvsns ADC			8		192	kHz
Voltage Range	V <sub>SPK</sub>				±15.4		V
Dynamic Range	DNR	f <sub>IN</sub> = 1kHz, AC meas = 20Hz-20kHz, unwe	urement bandwidth eighted		80.5		dB
Total Harmonic Distortion + Noise	THD+N	f <sub>IN</sub> = 1kHz, V <sub>SPK</sub> = 6	SV <sub>RMS</sub>		-68		dB

# Digital Input Class DG Amplifier with I/V Sense and Ultra-Low Quiescent Power

#### **Electrical Characteristics (continued)**

PARAMETER	SYMBOL	CONDITIONS	MIN	TYP	MAX	UNITS
Differential Mode Gain		T <sub>A</sub> = +25°C	0.98		1.02	
Differential Mode Gain Variability		Across supplies, $T_A = -40^{\circ}C$ to +85°C	-1.0		+1.1	%
Maximum Common Mode Gain		T <sub>A</sub> = +25°C		-60		dB
Maximum Common Mode Gain Variability		Across supplies, $T_A = -40^{\circ}C$ to +85°C		0.1		dB
		DC blocking filter enabled	-0.2		+0.2	m\/
DC Oliset Voltage		DC blocking filter disabled, $T_A = +25^{\circ}C$	-10		+10	IIIV
DC Offset Variability		Across supplies, $T_A = -40^{\circ}C$ to $+85^{\circ}C$		7		mV
Highpass Cutoff Frequency		-3dB limit, across all sample rates			2	Hz
SPEAKER VOLTAGE AD	DC / DIGITAL FIL	TER CHARACTERISTICS (f <sub>S</sub> < 50kHz) (No	ote 5)			
Passband Ripple		f <sub>IN</sub> ≤ f <sub>PLP</sub>	-0.225		+0.225	dB
Lowpass Filter Cutoff Frequency	f <sub>PLP</sub>	-3dB limit	0.44f <sub>S</sub>			Hz
Lowpass Filter Stopband Frequency	f <sub>SLP</sub>	-40dB limit			0.58 x f <sub>S</sub>	Hz
Lowpass Filter Stopband Attenuation			40			dB
Max Group Delay		f <sub>IN</sub> = 1kHz		8		Samples
SPEAKER VOLTAGE AD	DC / DIGITAL FIL	TER CHARACTERISTICS (f <sub>S</sub> > 50kHz) (No	ote 5)			
Passband Ripple		f <sub>IN</sub> ≤ f <sub>PLP</sub>	-0.1		+0.1	dB
Lowpass Filter Cutoff Frequency	f <sub>PLP</sub>	-3dB limit	0.23f <sub>S</sub>			Hz
Lowpass Filter Stopband Frequency	f <sub>SLP</sub>	-40dB limit			0.58f <sub>S</sub>	Hz
Lowpass Filter Stopband Attenuation			40			dB
Max Group Delay		f <sub>IN</sub> = 1kHz		10		Samples
SPEAKER CURRENT ADC						
Resolution				16		Bits
Sample Rate	fSISNS ADC		8		96	kHz
Current Range	I <sub>SPK</sub>			±3		А
Dynamic Range	DNR	$f_{IN}$ = 1kHz, AC measurement bandwidth = 20Hz to 20kHz, unweighted, referred to 2A <sub>PEAK</sub>		73		dB
Total Harmonic Distortion + Noise	THD+N	f <sub>IN</sub> = 1kHz, I <sub>SPK</sub> = 0.75A <sub>RMS</sub>		-60		dB

# Digital Input Class DG Amplifier with I/V Sense and Ultra-Low Quiescent Power

#### **Electrical Characteristics (continued)**

PARAMETER	SYMBOL	CONDITIONS	MIN	ТҮР	MAX	UNITS
Differential Mode Gain			0.98		1.02	
Differential Mode Gain Variability		Across supplies, $T_A = -40^{\circ}C$ to +85°C	-2.5		+2.5	%
Maximum Common Mode Gain				-60		dB
Common Mode Gain Variability		Across supplies, $T_A = -40^{\circ}C$ to +85°C		0.1		dB
Highpass Cutoff Frequency		-3dB limit, across all sample rates			2	Hz
		DC blocking filter enabled, $T_A = +25^{\circ}C$	-0.12		+0.12	
DC Offset Current		DC blocking filter disabled, $T_A = +25^{\circ}C$ (Note 3)	-3		+3	mA
DC Offset Variability		Across supplies, $T_A = -40^{\circ}C$ to +85°C, DC blocking filter disabled		2		mA
Voltage and Current Accuracy Drift Tracking		$T_A = 0^{\circ}C$ to +85°C, relative to +25°C		0.4		%
SPEAKER CURRENT AD	DC / DIGITAL FI	LTER CHARACTERISTICS (f <sub>S</sub> < 50 kHz) (N	lote 5)			
Passband Ripple		$f_{IN} \leq f_{PLP}$	-0.225		+0.225	dB
Lowpass Filter Cutoff Frequency	f <sub>PLP</sub>	-3dB limit	0.44f <sub>S</sub>			Hz
Lowpass Filter Stopband Frequency	f <sub>SLP</sub>	-40dB limit			0.58f <sub>S</sub>	Hz
Lowpass Filter Stopband Attenuation			40			dB
Max Group Delay		f <sub>IN</sub> = 1kHz		8		Samples
SPEAKER CURRENT AD	C / DIGITAL FI	LTER CHARACTERISTICS (f <sub>S</sub> > 50 kHz) (N	lote 5)			
Passband Ripple		f <sub>IN</sub> ≤ f <sub>PLP</sub>	-0.1		+0.1	dB
Lowpass Filter Cutoff Frequency	f <sub>PLP</sub>	-3dB limit	0.23f <sub>S</sub>			Hz
Lowpass Filter Stopband Frequency	f <sub>SLP</sub>	-40dB limit			0.58f <sub>S</sub>	Hz
Lowpass Filter Stopband Attenuation			40			dB
Max Group Delay		f <sub>IN</sub> = 1kHz		10		Samples
MEASUREMENT ADC						
PVDD Channel Input Voltage Range			2.5		14.5	V
PVDD Channel Voltage Resolution				23.4375		mV

# Digital Input Class DG Amplifier with I/V Sense and Ultra-Low Quiescent Power

#### **Electrical Characteristics (continued)**

PARAMETER	SYMBOL	CONDITIONS	MIN	TYP	MAX	UNITS
PVDD Channel Measurement Accuracy		Note 3	-100		+100	mV
VBAT Channel Input Voltage Range			2.5		5.5	V
VBAT Channel Voltage Resolution				23.4375		mV
VBAT Channel Measurement Accuracy		Note 3	-100		+100	mV
THERMAL PROTECTION	4	_				
Thermal Shutdown Trigger Point		THERMSHDN_THRESH = 0x27	140	150	160	°C
DIGITAL I/O / INPUT—DI	N, BCLK, LRCI	-K, RESET, ICC				
Input Voltage High	V <sub>IH</sub>		0.7 x V <sub>DVDDI</sub> O			V
Input Voltage Low	V <sub>IL</sub>				0.3 x V <sub>DVDDI</sub> O	V
Input Leakage Current			-1		+1	μA
Input Hysteresis	V <sub>HYS</sub>	Note 3	75			mV
Maximum Input Capacitance	C <sub>IN</sub>			10		pF
Internal Pulldown Resistance	R <sub>PD</sub>	BCLK, LRCLK, and ICC		3		MΩ
DIGITAL I/O / INPUT—I2	C1, I2C2, ADDF	۲ <u>ــــــــــــــــــــــــــــــــــــ</u>				
Input Voltage High	V <sub>IH</sub>		0.7 x V <sub>DVDDI</sub> O			V
Input Voltage Low	VIL				0.3 x V <sub>DVDDI</sub> O	V
Input Leakage Current		$T_A = +25^{\circ}C$ , input high	-1		+1	μA
Input Hysteresis	V <sub>HYS</sub>	Note 3	75			mV
Maximum Input Capacitance	C <sub>IN</sub>			10		pF
DIGITAL I/O / OPEN DRA	IN OUTPUT-I	2C1, I2C2, IRQ, LV_EN				
Output Voltage Low	V <sub>OL</sub>	I <sub>SINK</sub> = 3mA			0.4	V
Output High Leakage Current	IOH	T <sub>A</sub> = +25°C	-1		+1	μA

# Digital Input Class DG Amplifier with I/V Sense and Ultra-Low Quiescent Power

#### **Electrical Characteristics (continued)**

PARAMETER	SYMBOL	CONDITIONS	MIN	ТҮР	MAX	UNITS
DIGITAL I/O / PUSH-PUL	L OUTPUT—DC	DUT, ICC, IRQ				
Output Voltage High	V <sub>OH</sub>	I <sub>OH</sub> = 3mA	V <sub>DVDDI</sub> <sub>O</sub> - 0.3			V
Output Voltage Low	V <sub>OL</sub>	I <sub>OL</sub> = 3mA			0.3	V
		Maximum-drive mode		8		
Output Current	I <sub>ОН</sub>	High-drive mode		6		
		Normal-drive mode		4		
		Reduced-drive mode		2		
PCM AUDIO INTERFACE	TIMING					
LRCLK Frequency Range	<sup>f</sup> lrclk	All DAI operating modes	16		96	kHz
BCLK Frequency Range	f	I <sup>2</sup> S/left-justified modes	1.024		6.144	N 41 I-
	<sup>f</sup> BCLK	TDM mode	1.024		24.576	MHZ
BCLK Duty Cycle	DC		45		55	%
BCLK Period		I <sup>2</sup> S/left-justified only	160			
	<sup>I</sup> BCLK	TDM mode	40			115
Maximum BCLK Input Low-Frequency Jitter		Maximum allowable jitter before a -20dBFS, 20kHz input has a 1dB reduction in THD+N, RMS jitter ≤ 40kHz		0.2		ns
Maximum BCLK Input High-Frequency Jitter		Maximum allowable jitter before a -60dBFS, 20kHz input has a 1dB reduction in THD+N, RMS jitter > 40kHz		1		ns
PCM AUDIO INTERFACE	TIMING / INTEI	RFACE TIMING				
LRCLK to BCLK Active Edge Setup Time	<sup>t</sup> SYNCSET		4			ns
LRCLK to BCLK Active Edge Hold Time	<sup>t</sup> SYNCHOLD		4			ns
DIN to BCLK Active Edge Setup Time	<sup>t</sup> SETUP		4			ns
DIN to BCLK Active Edge Hold Time	<sup>t</sup> hold		4			ns
DIN Frame Delay After LRCLK Edge		Measured in number of BCLK cycles, set by selected TDM mode	0		2	cycles
PCM AUDIO INTERFACE	TIMING / INTE	RFACE TIMING / PCM DATA OUTPUT (DO	UT)			
BCLK Inactive Edge to DOUT Delay	<sup>t</sup> CLKTX				14	ns
BCLK Active Edge to DOUT Hi-Z Delay	t <sub>HIZ</sub>		4		18	ns

# Digital Input Class DG Amplifier with I/V Sense and Ultra-Low Quiescent Power

#### **Electrical Characteristics (continued)**

PARAMETER	SYMBOL	CONDITIONS	MIN	ТҮР	MAX	UNITS
BCLK Inactive Edge to DOUT Active Delay	<sup>t</sup> ACTV		0		14	ns
PCM AUDIO INTERFACE	TIMING / INTER	RFACE TIMING / INTERCHIP COMMUNICA	TION (ICC)			
ICC to BCLK Active Edge Setup Time	<sup>t</sup> SETUP		4			ns
ICC to BCLK Active Edge Hold Time	<sup>t</sup> HOLD		4			ns
BCLK Inactive Edge to ICC Delay	<sup>t</sup> CLKTX				14	ns
BCLK Active Edge to ICC Hi-Z Delay	t <sub>HIZ</sub>		4		16	ns
BCLK Inactive Edge to ICC Active Delay	<sup>t</sup> ACTV		0		14	ns
I <sup>2</sup> C INTERFACE TIMING			•			
Serial Clock Frequency	f <sub>SCL</sub>				1000	kHz
Bus Free Time Between STOP and START Conditions	<sup>t</sup> BUF		0.5			μs
Hold Time (Repeated) START Condition	<sup>t</sup> HD,STA		0.26			μs
SCL Pulse-Width Low	tLOW		0.5			μs
SCL Pulse-Width High	t <sub>HIGH</sub>		0.26			μs
Setup Time for a Repeated START Condition	<sup>t</sup> SU,STA		0.26			μs
Data Hold Time	t <sub>HD,DAT</sub>		0		450	ns
Data Setup Time	t <sub>SU,DAT</sub>		50			ns
SDA and SCL Receiving Rise Time	t <sub>R</sub>		20		120	ns
SDA and SCL Receiving Fall Time	t <sub>F</sub>		20 x V <sub>DVDDI</sub> <sub>O</sub> /5.5V		120	ns
SDA Transmitting Fall Time	t <sub>F</sub>		20 x V <sub>DVDDI</sub> <sub>O</sub> /5.5V		120	ns
Setup Time for STOP Condition	tsu,sto		0.26			μs
Bus Capacitance	CB				550	pF
Pulse Width of Suppressed Spike	t <sub>SP</sub>		0		50	ns

## Digital Input Class DG Amplifier with I/V Sense and Ultra-Low Quiescent Power

#### **Electrical Characteristics (continued)**

 $(V_{VBAT} = 3.8V, V_{PVDD} = 12V, V_{AVDD} = 1.8V, V_{DVDD} = 1.2V, V_{DVDDIO} = \overline{RESET} = 1.2V, C_{VBAT} = 1x10\mu$ F,  $1x0.1\mu$ F,  $C_{PVDD} = 1x220\mu$ F,  $1x10\mu$ F,  $1x0.1\mu$ F,  $C_{AVDD} = 1\mu$ F,  $C_{DVDD} = 1\mu$ F,  $C_{DVDDIO} = 0.1\mu$ F,  $C_{VREFC} = 1\mu$ F,  $Z_{SPK} = 0$  pen,  $f_{S} = 48$ kHz, AC Measurement Bandwidth = 20Hz to 22kHz, SPK\_GAIN\_MAX = 0xB (15dB), Data Width = 24-bit,  $T_{A} = T_{MIN}$  to  $T_{MAX}$  unless otherwise noted. Typical values are at  $T_{A} = +25^{\circ}$ C, typical values are at  $T_{A} = +25^{\circ}$ C) (Note 2)

PARAMETER	SYMBOL	CONDITIONS	MIN	TYP	MAX	UNITS
RESET TIMING						
/RESET Low	tRESET_LOW	Minimum low time for RESET to ensure device enters hardware shutdown		1		μs
Release from /RESET	<sup>t</sup> i <sup>2</sup> C_READY	Time from $\overline{\text{RESET}}$ = 1 to I <sup>2</sup> C communication available (software shutdown)			1.5	ms

Note 1: Package thermal resistances were obtained using the method described in JEDEC specification JESD51-7, using a four-layer board. For detailed information on package thermal considerations, refer to <u>www.maximintegrated.com/thermal-tutorial</u>.

Note 2: 100% production tested at T<sub>A</sub> = +25°C. Specifications over temperature limits are guaranteed by design. Typical values are based on 1 sigma characterization data unless otherwise noted.

Note 3: Minimum and/or maximum limit is guaranteed by design and by statistical analysis of device characterization data. The specification is not guaranteed by production testing.

Note 4: Assumes device is fully programmed (SPK\_EN = 1) and EN = 1 is the last I<sup>2</sup>C write in the sequence, SPK\_SPEEDUP = 1.

Note 5: Digital filter performance is invariant over temperature and is production tested at  $T_A = +25^{\circ}C$ .

Note 6: Applies to all transitions in/out of full operation with noise gate enabled/disabled. Does not include state transitions due to fault conditions.

## Digital Input Class DG Amplifier with I/V Sense and Ultra-Low Quiescent Power

#### **Typical Operating Characteristics**

 $(V_{VBAT} = 3.8V, V_{DVDD} = 1.2V, D_{VDDIO} = 1.2V, V_{AVDD} = 1.8V, V_{GND} = 0V, V_{PGND} = 0V, V_{PVDD} = 12V, C_{VBAT} = 10\mu F + 0.1\mu F , C_{PVDD} = 0.1\mu F + 10\mu F + 220\mu F, C_{DVDDIO} = 0.1\mu F, C_{VAVDD} = 1\mu F, C_{VAVDD} = 1\mu F, C_{VREFC} = 1\mu F, A_V = 15dB, Z_{SPK} = \infty$  between OUTP and OUTN, AC Measurement Bandwidth = 20Hz to 20kHz, f<sub>S</sub> = 48kHz, 24-bit data, f<sub>BCLK</sub> = 3.072MHz. Typical values are at T<sub>A</sub> = +25°C)



## Digital Input Class DG Amplifier with I/V Sense and Ultra-Low Quiescent Power

#### **Typical Operating Characteristics (continued)**

 $(V_{VBAT} = 3.8V, V_{DVDD} = 1.2V, D_{VDDIO} = 1.2V, V_{AVDD} = 1.8V, V_{GND} = 0V, V_{PGND} = 0V, V_{PVDD} = 12V, C_{VBAT} = 10\mu F + 0.1\mu F , C_{PVDD} = 0.1\mu F + 10\mu F + 220\mu F, C_{DVDDIO} = 0.1\mu F, C_{VAVDD} = 1\mu F, C_{VAVDD} = 1\mu F, C_{VREFC} = 1\mu F, A_V = 15dB, Z_{SPK} = \infty$  between OUTP and OUTN, AC Measurement Bandwidth = 20Hz to 20kHz, f<sub>S</sub> = 48kHz, 24-bit data, f<sub>BCLK</sub> = 3.072MHz. Typical values are at T<sub>A</sub> = +25°C)



## Digital Input Class DG Amplifier with I/V Sense and Ultra-Low Quiescent Power

#### **Typical Operating Characteristics (continued)**

 $(V_{VBAT} = 3.8V, V_{DVDD} = 1.2V, D_{VDDIO} = 1.2V, V_{AVDD} = 1.8V, V_{GND} = 0V, V_{PGND} = 0V, V_{PVDD} = 12V, C_{VBAT} = 10\mu F + 0.1\mu F , C_{PVDD} = 0.1\mu F + 10\mu F + 220\mu F, C_{DVDDIO} = 0.1\mu F, C_{VAVDD} = 1\mu F, C_{VAVDD} = 1\mu F, C_{VREFC} = 1\mu F, A_V = 15dB, Z_{SPK} = \infty$  between OUTP and OUTN, AC Measurement Bandwidth = 20Hz to 20kHz, f<sub>S</sub> = 48kHz, 24-bit data, f<sub>BCLK</sub> = 3.072MHz. Typical values are at T<sub>A</sub> = +25°C)



100k

10

10

## Digital Input Class DG Amplifier with I/V Sense and Ultra-Low Quiescent Power

#### **Typical Operating Characteristics (continued)**

 $(V_{VBAT} = 3.8V, V_{DVDD} = 1.2V, D_{VDDIO} = 1.2V, V_{AVDD} = 1.8V, V_{GND} = 0V, V_{PGND} = 0V, V_{PVDD} = 12V, C_{VBAT} = 10\mu F + 0.1\mu F , C_{PVDD} = 0.1\mu F + 10\mu F + 220\mu F, C_{DVDDIO} = 0.1\mu F, C_{DVDD} = 1\mu F, C_{VAVDD} = 1\mu F, C_{VREFC} = 1\mu F, A_V = 15dB, Z_{SPK} = \infty$  between OUTP and OUTN, AC Measurement Bandwidth = 20Hz to 20kHz, f\_S = 48kHz, 24-bit data, f\_{BCLK} = 3.072MHz. Typical values are at T\_A = +25°C)



## Digital Input Class DG Amplifier with I/V Sense and Ultra-Low Quiescent Power

#### **Typical Operating Characteristics (continued)**

 $(V_{VBAT} = 3.8V, V_{DVDD} = 1.2V, D_{VDDIO} = 1.2V, V_{AVDD} = 1.8V, V_{GND} = 0V, V_{PGND} = 0V, V_{PVDD} = 12V, C_{VBAT} = 10\mu F + 0.1\mu F , C_{PVDD} = 0.1\mu F + 10\mu F + 220\mu F, C_{DVDDIO} = 0.1\mu F, C_{VAVDD} = 1\mu F, C_{VAVDD} = 1\mu F, C_{VREFC} = 1\mu F, A_V = 15dB, Z_{SPK} = \infty$  between OUTP and OUTN, AC Measurement Bandwidth = 20Hz to 20kHz, f<sub>S</sub> = 48kHz, 24-bit data, f<sub>BCLK</sub> = 3.072MHz. Typical values are at T<sub>A</sub> = +25°C)



## Digital Input Class DG Amplifier with I/V Sense and Ultra-Low Quiescent Power

#### **Typical Operating Characteristics (continued)**

 $(V_{VBAT} = 3.8V, V_{DVDD} = 1.2V, D_{VDDIO} = 1.2V, V_{AVDD} = 1.8V, V_{GND} = 0V, V_{PGND} = 0V, V_{PVDD} = 12V, C_{VBAT} = 10\mu F + 0.1\mu F , C_{PVDD} = 0.1\mu F + 10\mu F + 220\mu F, C_{DVDDIO} = 0.1\mu F, C_{VAVDD} = 1\mu F, C_{VAVDD} = 1\mu F, C_{VREFC} = 1\mu F, A_V = 15dB, Z_{SPK} = \infty$  between OUTP and OUTN, AC Measurement Bandwidth = 20Hz to 20kHz, f<sub>S</sub> = 48kHz, 24-bit data, f<sub>BCLK</sub> = 3.072MHz. Typical values are at T<sub>A</sub> = +25°C)



FREQUENCY (kHz)

FREQUENCY (kHz)

## Digital Input Class DG Amplifier with I/V Sense and Ultra-Low Quiescent Power

#### **Typical Operating Characteristics (continued)**

 $(V_{VBAT} = 3.8V, V_{DVDD} = 1.2V, D_{VDDIO} = 1.2V, V_{AVDD} = 1.8V, V_{GND} = 0V, V_{PGND} = 0V, V_{PVDD} = 12V, C_{VBAT} = 10\mu F + 0.1\mu F , C_{PVDD} = 0.1\mu F + 10\mu F + 220\mu F, C_{DVDDIO} = 0.1\mu F, C_{VAVDD} = 1\mu F, C_{VAVDD} = 1\mu F, C_{VREFC} = 1\mu F, A_V = 15dB, Z_{SPK} = \infty$  between OUTP and OUTN, AC Measurement Bandwidth = 20Hz to 20kHz, f<sub>S</sub> = 48kHz, 24-bit data, f<sub>BCLK</sub> = 3.072MHz. Typical values are at T<sub>A</sub> = +25°C)



## Digital Input Class DG Amplifier with I/V Sense and Ultra-Low Quiescent Power

#### **Typical Operating Characteristics (continued)**

 $(V_{VBAT} = 3.8V, V_{DVDD} = 1.2V, D_{VDDIO} = 1.2V, V_{AVDD} = 1.8V, V_{GND} = 0V, V_{PGND} = 0V, V_{PVDD} = 12V, C_{VBAT} = 10\mu F + 0.1\mu F$ ,  $C_{PVDD} = 0.1\mu F + 10\mu F + 220\mu F, C_{DVDDIO} = 0.1\mu F, C_{DVDD} = 1\mu F, C_{VAVDD} = 1\mu F, C_{VREFC} = 1\mu F, A_V = 15 dB, Z_{SPK} = \infty$  between OUTP and OUTN, AC Measurement Bandwidth = 20Hz to 20kHz, f\_S = 48kHz, 24-bit data, f\_{BCLK} = 3.072MHz. Typical values are at T<sub>A</sub> = +25°C)



## Digital Input Class DG Amplifier with I/V Sense and Ultra-Low Quiescent Power

#### **Typical Operating Characteristics (continued)**

 $(V_{VBAT} = 3.8V, V_{DVDD} = 1.2V, D_{VDDIO} = 1.2V, V_{AVDD} = 1.8V, V_{GND} = 0V, V_{PGND} = 0V, V_{PVDD} = 12V, C_{VBAT} = 10\mu F + 0.1\mu F , C_{PVDD} = 0.1\mu F + 10\mu F + 220\mu F, C_{DVDDIO} = 0.1\mu F, C_{DVDD} = 1\mu F, C_{VAVDD} = 1\mu F, C_{VREFC} = 1\mu F, A_V = 15dB, Z_{SPK} = \infty$  between OUTP and OUTN, AC Measurement Bandwidth = 20Hz to 20kHz, f<sub>S</sub> = 48kHz, 24-bit data, f<sub>BCLK</sub> = 3.072MHz. Typical values are at T<sub>A</sub> = +25°C)



# Digital Input Class DG Amplifier with I/V Sense and Ultra-Low Quiescent Power

#### **Bump Configuration**

#### MAX98395



#### **Bump Descriptions**

PIN	NAME	FUNCTION	REF SUPPLY	TYPE
D5	DVDD	Digital Core Power-Supply. Bypass to GND with a 1µF capacitor.		Supply
A5	DVDDIO	Digital Core and Interface Power-Supply. Bypass to DGND with a $0.1\mu$ F capacitor.		Supply
C5	DGND	Digital Ground		Supply
A1, A2	PVDD	Speaker Amplifier Power-Supply. Bypass each bump to PGND with a $0.1\mu$ F and $10\mu$ F capacitor placed as close as possible. Bypass the supply bus to PGND with a single 220 $\mu$ F bulk capacitor per device.		Supply
D1, D2	PGND	Speaker Amplifier Ground		Supply
A3	VBAT	Battery Power-Supply. Bypass to PGND with a $0.1\mu$ F and $10\mu$ F capacitor placed as close as possible.		Supply
D4	AVDD	Analog Power-Supply. Bypass to GND with a 1µF capacitor placed as close as possible.		Supply
C4	AGND	Analog Ground. Connect to the common ground plane of the application.		Supply
D3	VREFC	Internal Bias. Bypass to GND with a 1µF capacitor.	PVDD	
B5	/RESET	Hardware enable (active-low). Resets all digital portions of the device and all registers to default PoR settings.	DVDDIO	Digital Input
B1, B2	OUTP	Positive Speaker Amplifier Output	PVDD	Analog Output

# Digital Input Class DG Amplifier with I/V Sense and Ultra-Low Quiescent Power

## **Bump Descriptions (continued)**

PIN	NAME	FUNCTION	REF SUPPLY	TYPE
В3	OUTPSNS	Voltage Sense and Speaker Amplifier Feedback Positive Input. Connect as close as possible to the positive terminal of the loudspeaker. This pin must form a complete loop with OUTP.	PVDD	Analog Output
C1, C2	OUTN	Negative Speaker Amplifier Output	PVDD	Analog Output
C3	OUTNSNS	Voltage Sense and Speaker Amplifier Feedback Negative Input. Connect as close as possible to the negative terminal of the loudspeaker. This pin must form a complete loop with OUTN.	PVDD	Analog Output
A6	I2C1	I <sup>2</sup> C-Compatible Serial-Data/Clock 1. This pin can be configured as either a SDA or SCL. Connect a $1.5k\Omega$ pullup resistor to DVDDIO for full logic level swing.	DVDDIO	Digital I/O (Open drain)
A7	I2C2	I <sup>2</sup> C-Compatible Serial-Data/Clock 2. This pin can be configured as either a SDA or SCL. Connect a $1.5k\Omega$ pullup resistor to DVDDIO for full logic level swing.	DVDDIO	Digital I/O (Open Drain)
B6	ADDR	I <sup>2</sup> C Address Select. Selects one of eight I <sup>2</sup> C slave addresses in conjunction with I2C1 and I2C2 pins.	DVDDIO	Digital Input
B4	IRQ	Hardware Interrupt Output. Interrupt polarity and pin drive mode are configurable. Connect a $10k\Omega$ pullup resistor to DVDDIO for full logic level swing in open-drain mode.	DVDDIO	Digital Output
C7	BCLK	PCM Interface BCLK Input. Internally pulled down to DGND through R <sub>PD</sub> .	DVDDIO	Digital Input
D6	LRCLK	PCM Interface Frame Clock Input/Output. LRCLK frequency matches the PCM interface sample rate. Internally pulled down to DGND through R <sub>PD</sub> .	DVDDIO	Digital Input
B7	DIN	PCM Interface Data Input. Internally pulled down to DGND through RPD.	DVDDIO	Digital Input
C6	DOUT	PCM Interface Data Output	DVDDIO	Digital Output
A4	LV_EN	Low voltage enable output signals an external boost the active power-supply used by the amplifier output stage. The pin is asserted when the amplifier uses VBAT as the supply for the output stage.	DVDDIO	Digital Ouput (Open Drain)
D7	ICC	Interchip Communication Data Bus. Optionally allows multiple devices to be grouped up to communicate with each other. Internally pulled down to DGND through R <sub>PD</sub> .	DVDDIO	Digital I/O

# Digital Input Class DG Amplifier with I/V Sense and Ultra-Low Quiescent Power

#### **Functional Diagrams**

#### **Detailed Block Diagram**



## Digital Input Class DG Amplifier with I/V Sense and Ultra-Low Quiescent Power

#### **Detailed Description**

#### **Device State Control**

The device has three distinct power states: the hardware shutdown state, software shutdown state, and active state. When transitioning between states, the device always moves from the hardware shutdown state to the software shutdown state (or the reverse) based on the state transition requirements. Normal transitions between the software shutdown state and active state are reversible without waiting for an in progress transition to be completed. State transitions due to device faults, supply removal, and reset conditions are not reversible and are always completed (once initiated) to protect the device.

#### Hardware Shutdown State

When the device is first powered up or after a hardware reset event, the device always initializes into the hardware shutdown state. In hardware shutdown, the device is configured to its lowest power state. Upon entering hardware shutdown, the device is globally placed into a reset condition. As a result, the I<sup>2</sup>C control interface is disabled and all device registers are returned to their PoR states. When exiting hardware shutdown, the device initializes and then transitions into the software shutdown state. During this transition (as part of initialization), the OTP register trim settings are loaded. If the OTP load routine fails to complete successfully, an OTP\_FAIL\_\* interrupt is generated once the device reaches the software shutdown state.

When the hardware reset input (RESET) is asserted low, the device enters (or remains in) hardware shutdown. The device is also placed into hardware shutdown anytime the AVDD, DVDD, or DVDDIO supplies drop below their respective UVLO thresholds.

The device only exits hardware shutdown when the AVDD, DVDD, and DVDDIO supplies are all above their respective UVLO thresholds, and the hardware reset input (RESET) is asserted high. Once all of these conditions are met, the device automatically exits hardware shutdown, and transitions into software shutdown.

#### Software Shutdown State

The device enters the software shutdown state after it transitions out of hardware shutdown state and when exiting the active state. In the software shutdown state, all blocks are automatically disabled except for the I<sup>2</sup>C control interface. In the software shutdown state, all device registers can be programmed without restriction and all programmed register states are retained.

The global enable bit (<u>EN</u>) is used to transition the device into and out of software shutdown. When global enable (EN) is set high, the device transitions to the active state and a power-up done (PWRUP\_DONE\_\*) interrupt is generated. When the device is in the active state and global enable (EN) is set low, the device transitions to the software shutdown state and a power-down done (PWRDN\_DONE\_\*) interrupt is generated. Additionally, the device is reset and enters software shutdown anytime the software reset bit (RST) is written with a 1.

While in the software shutdown state, the PVDD and VBAT supplies can be powered down safely. Regardless of the state of the global enable bit, the device cannot transition from the software shutdown state to the active state until PVDD, and VBAT are all above their UVLO thresholds. If PVDD, or VBAT supplies drop below their UVLO levels while the device is in the active state, the device is forced back into the software shutdown state.

#### Recovery from Software Shutdown due to Supply Faults

The device provides two forms of fault recovery in the event that either VBAT or PVDD drop below their UVLO thresholds while the device is in its active state. Based on the setting of the VBAT\_AUTORESTART and PVDD\_AUTORESTART bits, the individual supply fault recovery is either in manual mode or auto restart mode.

If the bit is set low, then the supply UVLO fault recovery is in manual mode. In manual mode, when the supply drops below its UVLO threshold the device transitions into the software shutdown state (sets EN = 0), and generates the appropriate UVLO fault shutdown interrupt (VBAT\_UVLO\_SHUTDOWN\_\* or PVDD\_UVLO\_SHUTDOWN\_\* respectively). Even once the supply recovers (voltage levels exceed the UVLO thresholds), the device remains in the software shutdown state until the global enable bit (EN) is set high by the host software.

## Digital Input Class DG Amplifier with I/V Sense and Ultra-Low Quiescent Power

If the bit is instead set high, then the supply UVLO fault recovery is in auto restart mode. In auto restart mode, when the supply drops below its UVLO threshold the device is internally forced into software shutdown (EN state is preserved and remains high), and generates the appropriate UVLO fault shutdown interrupt (VBAT\_UVLO\_SHUTDOWN\_\* or PVDD\_UVLO\_SHUTDOWN\_\* respectively). Once the supply recovers (voltage levels exceed the UVLO thresholds), the device is no longer held in software shutdown and (if all other conditions are met) automatically restarts back into the active state. These recovery modes do not apply when the AVDD, DVDD, or DVDDIO supplies cause a UVLO fault while the device is in the active state. If AVDD, DVDD, or DVDDIO drop below their UVLO thresholds, the device is reset and is placed into hardware shutdown.

#### **Active State**

The device always enters the active state through a transition from the software shutdown state. In the active state, all enabled device blocks are active and speaker amplifier playback is possible. In the active state, only dynamic register settings (or those restricted to disabled blocks) can be programmed safely.

The only non-fault state transitions to or from the active state are those initiated through the global enable bit (EN). All other transitions to or from the active state are the result of fault events, and may result in audible glitches if they occur during active playback.

#### **Device Sequencing**

Table 1 and Table 2 show the recommended typical device power-up/down sequences.

STEP	ACTION	DETAILED DESCRIPTION
1	Power-Up Core Supplies	Power the DVDD, DVDDIO, and AVDD supplies above their UVLO thresholds.
2	Exit Hardware Shutdown State	Assert the hardware reset input (RESET) to a logic high level. If RESET is tied to the DVDD/DVDDIO supply, this step is combined with step 1.
3	Enter Software Shutdown State	The device finishes the transition and enters the software shutdown state after the release from reset time ( $t_1^2C_{READY}$ ) elapses.
4	Program the Device Registers/ Enable the External Clocks	The I <sup>2</sup> C interface is active, and all register can be freely configured. Ensure the PVDD and VBAT supplies are above their UVLO thresholds. Start both external clocks before exiting the software shutdown state.
5	Setup the PCM Interface Data Format, Clocking, and Sample Rate	By default the device PCM interface is configured to receive and transmit 32 bit, 48kHz, I <sup>2</sup> S data where the falling LRCLK edge starts a new frame. The device PCM interface is also configured by default to accept 64 BCLKs per LRCLK and the input data is captured and the output data valid on rising BCLK edge. Registers 0x2040 to 0x2043 can be written to modify this default configuration.
6	Setup the Receive and Transmit Data Slot Source	By default the device is only setup to receive I <sup>2</sup> S channel data slot is 0. Write 0x01 to 0x2046 to configure VMON and IMON data to channel 0 and channel 1 respectively. To change the default device receive and transmit source configurations write to registers 0x2044 and 0x2045-0x204B, 0x205D.
7	Enable the Device PCM Interface Receive Channel	Write 0x01 to register 0x205E.
8	Enable the Device PCM Interface Transmit Channel	Write 0x01 to register 0x205F.

#### **Table 1. Typical Power-Up Sequence**

## Digital Input Class DG Amplifier with I/V Sense and Ultra-Low Quiescent Power

#### Table 1. Typical Power-Up Sequence (continued)

STEP	ACTION	DETAILED DESCRIPTION	
9	Disable Speaker-Safe Mode	By default, the speaker-safe mode is enabled and this applies a -18dB attenuation to the input signal. In normal operation, disable the speaker-safe mode by writing 0x02 to register 0x2092.	
10	Enable Speaker Amplifier	Write 0x01 to register 0x20AF	
11	Enable Current and Voltage sense ADC's	Write 0x03 to register 0x20E7	
12	Exit Software Shutdown State	By default volume ramping on power-up is enabled. If volume ramping is disabled, the input audio data should be silent. Set the global enable to a logic high (EN = 1).	
13	Enter the Active State	the Active Device enters the active state after the turn-on time (t <sub>ON</sub> ) elapses.	
14	Active State/ Audio Playback	Dynamic bits (and those restricted to disabled blocks) can be programmed. The device is capable of audio playback in the active state.	

#### **Table 2. Typical Power-Down Sequence**

STEP	ACTION	DETAILED DESCRIPTION
1	Exit the Active State	By default, volume ramping on power-down is enabled. If volume ramping is disabled, the input audio data should be silent. Set the global enable bit to a logic low (EN = $0$ ).
2	Enter the Software Shutdown State	Device enters the software shutdown state after the turn-off time (t <sub>OFF</sub> ) elapses.
3	Reprogram Device Registers/Disable the External Clocks	The device is fully programmable, and can idle in the software shutdown state. The external clocks and the AVDD/PVDD/VBAT supplies can be disabled To return to the active state, resume the power-up sequence from step 4.
4	Enter Hardware Shutdown State	For full hardware shutdown, disable the external clocks first. Assert the reset input (RESET) to ground or power-down DVDD/DVDDIO.

#### **PCM** Interface

The flexible PCM slave interface supports common audio playback sample rates from 16kHz to 96kHz and I/V sense ADC sample rates from 8kHz to 96kHz. The PCM interface also supports standard I<sup>2</sup>S, left-justified, and TDM data formats. The PCM interface is disabled and powered down when both the PCM data input (DIN) and PCM data output (DOUT) are disabled.

#### **PCM Clock Configuration**

The PCM slave interface requires the host to supply both BCLK and LRCLK. To configure the PCM interface clock inputs, the host must program both the device interface sample rate ( $\underline{PCM\_SR}$ ) and BCLK to LRCLK ( $\underline{PCM\_BSEL}$ ) ratio. The PCM interface sample rate must be configured to match the frequency of the frame clock (LRCLK) using the  $\underline{PCM\_SR}$  registers. The speaker path sample rate is also set by the  $\underline{PCM\_SR}$  setting. However, the I/V sense ADC path sample rate ( $\underline{IVADC\_SR}$ ) can be set to the same rate or a lower rate than the speaker path sample rate ( $\underline{PCM\_SR}$ ) according to the restrictions in <u>Table 3</u>. When the I/V sense ADC path is set to a lower rate than the speaker amplifier path, the output data contains repeated samples.
# Digital Input Class DG Amplifier with I/V Sense and Ultra-Low Quiescent Power

N/A = Not Available N/S = Not Supported		I/V SENSE ADC SAMPLE RATE (kHz)										
		96	88.2	48	44.1	32	24	22.05	16	12	11.025	8
	96	1	N/S	2	N/S	3	4	N/S	6	8	N/S	12
	88.2	N/A	1	N/S	2	N/S	N/S	4	N/S	N/S	8	N/S
PCM Interface	48	N/A	N/A	1	N/S	N/S	2	N/S	3	4	N/S	6
and Speaker	44.1	N/A	N/A	N/A	1	N/S	N/S	2	N/S	N/S	4	N/S
Path Sample	32	N/A	N/A	N/A	N/A	1	N/S	N/S	2	N/S	N/S	4
Rate (KHZ)	24	N/A	N/A	N/A	N/A	N/A	1	N/S	N/S	2	N/S	3
	22.05	N/A	N/A	N/A	N/A	N/A	N/A	1	N/S	N/S	2	N/S
	16	N/A	N/A	N/A	N/A	N/A	N/A	N/A	1	N/S	N/S	2

### Table 3. Sample Rate Selection For I/V Sense

The device supports a range of BCLK to LRCLK clock ratios (<u>PCM\_BSEL</u>) ranging from 32 to 512. However, based on the selected PCM interface sample rate (LRCLK frequency) the configured clock ratio cannot result in a BLCK frequency that exceeds 24.576MHz.

### PCM Data Format Configuration

The device supports the standard I<sup>2</sup>S, left-justified, and TDM data formats. The operating mode is configured using the <u>PCM\_FORMAT</u> bit field.

### I<sup>2</sup>S/Left-Justified Mode

I<sup>2</sup>S and left-justified formats support two channels that can be 16-, 24-, or 32-bits in length. The BCLK to LRCLK ratio (<u>PCM\_BSEL</u>) must be configured to be twice the desired channel length. The audio data word size is configurable to 16-, 24-, or 32-bits in length (<u>PCM\_CHANSZ</u>), but must be programmed to be less than or equal to the channel length. If the resulting channel length exceeds the configured data word size then the data input LSBs are truncated and the data output LSBs are padded with either zero or Hi-Z data based on the <u>PCM\_TX\_EXTRA\_HIZ</u> register bit setting.

### Table 4. Supported I<sup>2</sup>S/Left-Justified Mode Configurations

CHANNELS	CHANNEL LENGTH	BCLK TO LRCLK RATIO ( <u>PCM_BSEL</u> )	SUPPORTED DATA WORD SIZES ( <u>PCM_CHANSZ</u> )
	16	32	16
2	24	48	16, 24
	32	64	16, 24, 32

With the default PCM settings, falling LRCLK indicates the start of a new frame and the left channel data (channel 0), while rising LRCLK indicates the right channel data (channel 1). In I<sup>2</sup>S mode, the MSB of the audio word is latched on the second active BCLK edge after an LRCLK transition. In left-justified mode, the MSB of the audio word is latched on the first active BCLK edge after an LRCLK transition.

The <u>PCM\_BCLKEDGE</u> register bit selects either the rising or falling edge of BCLK as the active edge that is used for data capture (DIN) and data output (DOUT). The <u>PCM\_CHANSEL</u> bit configures which LRCLK edge indicates the start of a new frame (channel 0), and LRCLK transitions always align with the inactive BCLK edge. The data output is valid on the same active BCLK edge as the data input. The data output also transitions on the same edge as the data input.

# Digital Input Class DG Amplifier with I/V Sense and Ultra-Low Quiescent Power

LRCLK	c	HANNEL 0 (LEFT)	[		CHANNEL 1 (RIGHT)		1
	(15)(14)(13)(12)(11)(10)(9)(8	776543210	PAD BITS	(15)(14)(13)(12)(11)(10	<u> </u>	PAD BITS	15 14
всік П						ոոու	
	15/14/13/12/11/10/9/8	776543210		15/14/13/12/11/10	<u> </u>		15 14

Г

	CHANNEL 0 (LEFT)			CHANNEL 1 (RIGHT)		
	<u> </u>	PAD BITS	X 15X 14X 13X 12X 11X 10X 9	(8)(7)(6)(5)(4)(3)(2)(1)(0)	PAD BITS	15 14 13
всік		յուսու				
	\$15\$14\$13\$12\$11\$10\$9\$8\$7\$6\$5\$4\$3\$2\$1\$0}		<b>X15X14X13X12X11X10X9</b>	8 7 6 5 4 3 2 1 0	///////	15 (14 (13)

		CHANNEL 0 (LEI	T)			C	CHANNEL	1 (RIGHT)		
	(15)(14)(13)(12)(11)(10)(9)	8 7 6 5 4 3 2 1	χοχ	PAD BITS	15/14/13/12/	11 \ 10 \ 9 \ 8 \ 7	7 ( 6 ( 5 ( 4 )	3/2/1/0/	PAD BITS	15 14 13
всік П										
	(15)(14)(13)(12)(11)(10)(9)	8\7\6\5\4\3\2\1	X0////		(15)(14)(13)(12)	11 (10 (9 (8 )	7 ( 6 ( 5 ( 4 )	3/2/1/0/	///////	15 14 13

Figure 1. Standard I<sup>2</sup>S Mode

Figure 2. Left-Justified Mode

Figure 3. Left-Justified Mode (LRCLK Inverted)

# Digital Input Class DG Amplifier with I/V Sense and Ultra-Low Quiescent Power

LRCLK	CHANNEL 0 (LEFT)	CHANNEL 1 (RIGHT)	<u> </u>
DOUT _	15/14/13/12/11/10/9/8/7/6/5/4/3/2/1/0/ PAD BITS	)15)14)13)12)11)10)9)8)7)6)5)4)3)2)1)0) PAD BITS	15 14 13
BCLK			<u>I I I I I I I I I I I I I I I I I I I </u>
DIN Z	15/14/13/12/11/10/9/8/7/6/5/4/3/2/1/0	<u>}</u> 15\14\13\12\11\10\9\8\7\6\5\4\3\2\1\0	15 14 13

Figure 4. Left-Justified Mode (BCLK Inverted)

### TDM Modes

The provided TDM modes supports timing for up to 16 digital audio input channels (from DIN) each containing 16-, 24-, or 32-bits of data. The digital audio output (to DOUT) is structured into 8-bit slots, and the timing can support up to a maximum of 64 data output slots. The number of TDM input channels and output slots is determined by both the selected BCLK to LRCLK ratio (*PCM\_BSEL*) and the selected data word and channel length (*PCM\_CHANSZ*).

For a given valid configuration, the number of available data input channels per frame is calculated as follows:

Number of Available Data Input Channels = BCLK to LRCLK Ratio/Channel Length

For a given valid configuration, the number of available 8-bit data output slots per frame is calculated as follows:

Number of Available Data Output Slots = BCLK to LRCLK Ratio/8

<u>Table 5</u> shows the supported TDM mode configurations for each combination of input data channels and output data slots. In some configurations, the maximum PCM interface and speaker amplifier playback sample rate is limited to less than 96kHz to avoid violating the BCLK frequency limit of 24.576MHz.

### Table 5. Supported TDM Mode Configurations

INPUT DATA CHANNELS	OUTPUT DATA SLOTS	DATA WORD SIZES (PCM_DATA_WIDTH)	BCLK TO LRCLK RATIO (PCM_BSEL)	MAXIMUM SPEAKER PLAYBACK SAMPLE RATE (FLRCLK)
	4	16	32	
2	6	24	48	
	8	32	64	
	8	16	64	
4	12	24	96	96kHz
	16	32	128	
	16	16	128	
8	24	24	192	
	32	32	256	
10	40	32	320	48kHz
	32	16	256	96kHz
16	48	24	384	
-	64	32	512	40KHZ

With the default PCM interface settings, in TDM mode a rising frame clock (LRCLK) edge acts as the frame sync pulse and indicates the start of a new frame. The frame sync pulse width must be equal to at least one bit clock period, however, the falling edge can occur at any time as long as it does not violate the setup time of the next frame sync pulse rising

# Digital Input Class DG Amplifier with I/V Sense and Ultra-Low Quiescent Power

edge. The <u>PCM\_CHANSEL</u> bit can be used to invert the LRCLK edges (sync pulse) used to start a TDM frame.

In TDM mode, the MSB of the first audio word can be latched on the first (TDM mode 0), second (TDM mode 1), or third (TDM mode 2) active BCLK edge after the sync pulse and is programmed by the <u>PCM\_FORMAT</u> bits. Additionally, the <u>PCM\_BCLKEDGE</u> register bit allows for programmability of the BCLK edge that is used for data capture and data output. The data output is valid on the same active BCLK edge as the data input. The data output also transitions on the same edge as data input.



# Digital Input Class DG Amplifier with I/V Sense and Ultra-Low Quiescent Power

### **PCM Data Path Configuration**

The PCM interface data input (DIN) receives the source data for the speaker amplifier path, while the data output (DOUT) transmits the data from the I/V sense ADC path. In addition, the PCM data output can also transmit internal diagnostic data such as the speaker DSP monitor path, supply measurement ADC results, device status reporting, and the DHT attenuation level.



Figure 6. Device Audio Signal Path Diagram

#### PCM Data Input

The PCM interface data input (DIN) is enabled with the <u>PCM\_RX\_EN</u> bit and can accept data from any valid input data channel. The PCM interface data input should be enabled by setting <u>PCM\_RX\_EN</u> bit to 1 before entering device active state (<u>EN</u> = 1). The PCM interface data input (DIN) channel for the speaker playback path is selected with the <u>PCM\_DAC\_SOURCE</u> bit field. In I<sup>2</sup>S and left-justified modes, only 2 input data channels are available, while in TDM mode, up to 16 channels of input data can be available. If the PCM data input is disabled (<u>PCM\_RX\_EN</u> = 0), a zero code value is driven into the speaker amplifier path.

#### PCM Data Output

The PCM interface data output (DOUT) is enabled by the <u>PCM\_TX\_EN</u> bit field, and can transmit any output data type onto any valid output channel or slot. In I<sup>2</sup>S and left-justified mode, only 2 data output channels are available in each output transmit frame (channel 0 and 1). In TDM mode, each output transmit frame can contain up to 64 sequential 8-bit data output slots, each of which is numbered from 0 up to a maximum of 63.

The PCM data output can transmit several different output data types. In I<sup>2</sup>S and left-justified modes, only the speaker amplifier output voltage sense, output current sense, and DSP monitor output data types are available for data output transmit. If the word size of the data output type is longer than the output channel data word (<u>PCM\_CHANSZ</u>), the lowest trailing bits are truncated.

In TDM mode, all output data types are available and are individually assigned to data output slots. The output data types vary in word size from 8-bits to 32-bits, and as a result, in TDM mode require from 1 to 4 data output slots to transmit. <u>Table 6</u> shows the supported output data types, and the parameters of each data type.

# Digital Input Class DG Amplifier with I/V Sense and Ultra-Low Quiescent Power

OUTPUT DATA TYPE	SYMBOL	DATA WORD SIZE	NUMBER OF TDM SLOTS	ENABLE/SLOT ASSIGNMENT
Speaker Amplifier Output Voltage Sense	VMON	16-bits	2	PCM_VMON_EN/ PCM_VMON_SLOT
Speaker Amplifier Output Current Sense	IMON	16-bits	2	PCM_IMON_EN/ PCM_IMON_SLOT
Speaker Amplifier DSP Monitor	DSPMON	32-bits	4	PCM_DSP_MONITOR_EN/ PCM_DSP_MONITOR_SLOT
Applied DHT Attenuation	DHT_ATN	16-bits	2	PCM_DHT_ATN_EN/ PCM_DHT_ATN_SLOT
Battery Voltage (V <sub>VBAT</sub> )	VBAT	16-bits	2	PCM_VBAT_EN/ PCM_VBAT_SLOT
PVDD Voltage (V <sub>PVDD</sub> )	PVDD	16-bits	2	PCM_PVDD_EN/ PCM_PVDD_SLOT
Device Status Flags	FLAG	8-bits	1	PCM_STATUS_EN/ PCM_STATUS_SLOT

### Table 6. Supported PCM Data Output Types

An individual enable and slot assignment bit field is provided for each output data type. In I<sup>2</sup>S and left-justified modes, use output slot 0 to assign data to channel 0 and output slot 1 to assign data to channel 1. In TDM mode, for data output types requiring more than 1 slot to transmit, the slot assignment selects the slot where the output data type transmit begins (for example, a 2 slot data type assigned to slot 6 would occupy slots 6 and 7).

In TDM mode, each data type can be assigned to any valid data output slot (or series of slots) with some restrictions. First, it is invalid for data types to be assigned such that the data word extends beyond the end of the data output frame. For example, data types that require 2 slots to transmit cannot be assigned to the last slot of the frame. Next, it is also invalid to assign a data output type to any slot that overlaps with the slot assignment of another data type (this also applies to channels in I<sup>2</sup>S and left-justified modes). Finally, it is invalid to assign a data type to any slots that do not exist in the frame structure of the current PCM interface configuration.

Any data output (DOUT) slots that exist in the current frame structure but have no output data type assigned to them are either Hi-Z or driven with a 0 code (as set by the <u>PCM\_TX\_SLOT\_HIZ</u> bit field). Likewise, if a data output type is disabled, then the assigned data output slot(s) are also either Hi-Z or driven with a 0 code (as set by the <u>PCM\_TX\_SLOT\_HIZ</u> bit field).

#### Data Output Channel—Interleaved I/V Sense Data

In I<sup>2</sup>S and left-justified use cases, the PCM interface limits the number of available data output channels to 2 making it impossible to fit amplifier output current and voltage sense data from stereo devices on a single shared data output (DOUT) line. For these cases, the data output can be configured to allow the current and voltage sense data types from a single device to share a single data output channel. To enable channel-interleaved mode, set the <u>PCM\_TX\_INTERLEAVE</u> bit high. Then assign the current and voltage sense data types to the same valid data channel (using <u>PCM\_VMON\_SLOT</u> and <u>PCM\_IMON\_SLOT</u>).

In this configuration, the current and voltage sense data types are frame interleaved on the assigned data output channel. The current and voltage sense data words are both 16-bits in length, and as a result, if the channel length is longer than 16-bits, the trailing padding bits are set to either Hi-Z or 0 code depending on the state of the <u>PCM\_TX\_EXTRA\_HIZ</u> bit field.

To identify the data type in channel-interleaved mode, the LSB of the 16-bit data word is dropped (truncated). The data word is then right shifted by a single bit, and the now vacant MSB is replaced with either a 0 to indicate voltage sense data or a 1 to indicate current sense data. For phase alignment, the voltage sense data for a single sampling instant is always transmitted in the assigned channel on the first frame, followed by the current sense data on the second frame. The MSB value and the transmission order allow the host to identify and phase-align the output data across frames.

# Digital Input Class DG Amplifier with I/V Sense and Ultra-Low Quiescent Power

Since the I/V sense data is frame interleaved, the sample rate for the PCM interface must be greater than that of the I/V sense ADCs by an integer ratio of 2. The example below shows a basic case where the sample rate of the PCM interface is twice that of the I/V sense ADCs.



Figure 7. I<sup>2</sup>S Mode with Interleaved Voltage and Current Data , Channel Length = 24 Bits, Zero Padding

### Data Output Shared Channel—I/V Sense Data

In I<sup>2</sup>S and left-justified use cases, the PCM interface limits the number of available data output channels to 2 making it impossible to fit amplifier output current and voltage sense data from stereo devices on a single shared data output (DOUT) line. For these cases, the data output can be configured to allow the current and voltage sense data types from a single device to share a single data output channel. To enable channel-shared mode, assign the current and voltage sense data types to the same valid data channel (using <u>PCM\_VMON\_SLOT</u> = <u>PCM\_IMON\_SLOT</u>). The voltage sense data is always transmitted first followed by the current sense data in the same assigned channel.

In this configuration, the BCLK/LRCLK ratio has to be configured for 64 or higher as the current and voltage sense data words are both 16-bits in length. If the BCLK/LRCLK ratio is less than 64, the current and voltage sense data do not decode properly.

### Status Byte

The following interrupt information is reported in the status byte:

- Bit 7 Thermal warning begin
- Bit 6 Thermal warning end
- Bit 5 Thermal foldback begin
- Bit 4 Thermal foldback end
- Bit 3 DHT active end
- Bit 2 DHT active begin
- Bit 1 Speaker overcurrent
- Bit 0 Power-up done

#### **PCM Interface Timing**

Figure 8 and Figure 9 shows timing for BCLK, LRCLK, DIN, and DOUT. See the *Electrical Characteristics* table for more details.

# Digital Input Class DG Amplifier with I/V Sense and Ultra-Low Quiescent Power



Figure 8. PCM Interface Timing/Slave Mode—LRCLK, BCLK, DIN Timing Diagram



Figure 9. PCM Interface Timing/DOUT Timing Diagram

### Interrupts

The device supports individually enabled status interrupts for sending feedback to the host about events that have occurred on-chip. When enabled, interrupts are transmitted on the IRQ output.

#### Interrupt Bit Field Composition

Each interrupt source has five individual bit field components. The function of each component is detailed below and the corresponding bit fields for each source can be identified by the appended suffix (shown in parentheses).

Raw Status (RAW): Each interrupt source has a read only bit to indicate the real-time raw status of the interrupt source.

**State (STATE):** Each interrupt source has a read only state bit that is set whenever a rising edge occurs on the associated raw status bit. The state bit is set regardless of the setting of the source enable bit.

Flag (FLAG): Each interrupt source has a read only flag bit. If the source enable bit is set, then the flag bit is set and an interrupt can be generated whenever the source state bit is set.

**Enable (EN):** Each interrupt source has a dynamic read/write enable bit. When the enable bit is set, the associated flag bit is set and an interrupt can be generated whenever the source state bit is set.

**Clear (CLR):** Each interrupt source has a dynamic write only clear bit. Writing a 1 to a clear bit resets the associated state and flag bits to 0. Writing a 0 to a clear bit has no effect. In I<sup>2</sup>C control mode, the IRQ output is deasserted if all flag bits are 0.

#### Interrupt Output Configuration

The device allows the user to configure the drive mode, drive strength, and polarity of the IRQ output. The <u>IRQ\_MODE</u> bit controls the drive mode. If <u>IRQ\_MODE</u> is 0, the pin is configured as an open-drained output and requires an external pullup resistor. If <u>IRQ\_MODE</u> is 1, then IRQ is configured as a push-pull CMOS output.

# Digital Input Class DG Amplifier with I/V Sense and Ultra-Low Quiescent Power

Additionally, when IRQ is configured as a push-pull CMOS output, the drive strength control (<u>IRQ\_DRV</u>) bits set the drive strength of the IRQ output. Four different CMOS drive strengths are available.

The <u>IRQ\_POL</u> bit controls the polarity of the IRQ bus. Interrupt events (a flag bit is set high) assert the IRQ bus low if IRQ\_POL = 0 and high if IRQ\_POL = 1. The IRQ bus deasserts if all flag bits are cleared (set low).

### Interrupt Sources

### **Table 7. Interrupt Sources**

INTERRUPT SOURCES	BIT FIELD	DESCRIPTION
Thermal Shutdown Begin Event	THERMSHDN_BGN_*	Indicates when the thermal-shutdown threshold has been exceeded.
Thermal Shutdown End Event	THERMSHDN_END_*	Indicates that the die temperature was previously above the thermal-shutdown threshold and has now dropped below the threshold.
Thermal Warning Begin Event	THERMWARN_BGN_*	Indicates when the thermal-warning threshold has been exceeded.
Thermal Warning End Event	THERMWARN_END_*	Indicates that the die temperature was previously above the thermal-warning threshold and has now dropped below the threshold.
Thermal Foldback Begin Event	THERMFB_BGN_*	Indicates die temperature is above the thermal-warning threshold and the device is attenuating the output.
Thermal Foldback End Event	THERMFB_END_*	Indicates die temperature is below the thermal-warning threshold and the device has stopped attenuating the output.
OTP Load Fail Event	OTP_FAIL_*	Indicates when the OTP load routine that runs when exiting hardware shutdown has failed to complete successfully. If the OTP load routine fails, the device is held in software shutdown.
Speaker Over Current Event	SPK_OVC_*	Indicates that the speaker amplifier current limit has been exceeded.
Internal CLK Error	INT_CLK_ERR_*	Indicates a clock stop error in the internal clocks of the device.
Internal Data Error	INT_SPKMON_ERR_*	Indicates a data error in the internal datapath of the device.
External CLK (BCLK/LRCLK) Error	CLK_ERR_*	Indicates a frequency or framing error in the input BCLK or LRCLK.
External CLK (BCLK/LRCLK) Recover	CLK_RECOVER_*	Indicates that the input BCLK or LRCLK has recovered after an error event.
External Data (DIN) Error	DMON_ERR_*	Indicates a data stuck or data magnitude error at the PCM data input (DIN).
Power-Up Done Event	PWRUP_DONE_*	Indicates when the device has entered the active state and the device is ready to play audio.
Power-Down Done Event	PWRDN_DONE_*	Indicates when the device has entered the software shutdown state.
PVDD UVLO Shutdown Event	PVDD_UVLO_SHDN_*	Indicates that PVDD is below the minimum allowed voltage when the device is in active state.

# Digital Input Class DG Amplifier with I/V Sense and Ultra-Low Quiescent Power

### Table 7. Interrupt Sources (continued)

VBAT UVLO Shutdown Event	VBAT_UVLO_SHDN_*	Indicates that VBAT is below the minimum allowed voltage when the device is in active state.			
DHT Active Begin Event	DHT_ACTIVE_BGN_*	Indicates that the DHT circuit is active and is applying attenuation to the signal.			
DHT Active End Event	DHT_ACTIVE_END_*	Indicates that the DHT circuit has stopped applying attenuation to the signal.			
<b>NOTE:</b> The bit fields are shown without the component suffixes. For example, OTP_FAIL_* refers to OTP_FAIL_RAW, OTP_FAIL_STATE, OTP_FAIL_FLAG, OTP_FAIL_EN, and OTP_FAIL_CLR. All Interrupt sources have these 5 component bit fields.					

### Speaker Path

The source input data to the speaker amplifier path is routed from either the PCM interface or the tone generator. The data is then routed through digital filters, signal processing, and volume/gain control blocks before reaching the Class-DG speaker amplifier.



Figure 10. Speaker Signal Path Diagram

#### Speaker Path Noise Gate

The speaker path noise gate function is enabled when the device is in the active state and the noise gate enable  $(\underline{NG\_EN})$  is set to 1. The noise gate enable can be programmed dynamically. However, if the noise gate function is disabled ( $\underline{NG\_EN}$  is set to 0) while the noise gate is active (speaker path actively muted), the noise gate function remains active until after it deactivates normally (unmutes the speaker path).

When the noise gate is enabled, the noise gate activates whenever the amplitude of the input audio data to the speaker path (from the PCM interface) is below the configured mute threshold (<u>NG\_MUTE\_THRESH</u>) for more than 1024 consecutive data samples. When the noise gate is active, the amplifier path is muted, the current and voltage sense ADC paths output zero code data, and the device idles in a reduced power state.

The noise gate deactivates immediately if the amplitude of a single sample from the input audio data exceeds the configured unmute threshold (<u>NG\_UNMUTE\_THRESH</u>). When the noise gate deactivates, the speaker path is unmuted and returns to normal operation before the input audio data (that triggered deactivation) reaches the speaker output. Once noise gate deactivation is completed, the current and voltage sense ADC paths resume operation and output data normally.

The noise gate mute and unmute threshold settings are selected in terms of the number of bits (starting from the LSB) that must be toggling (or active) in order for the input signal amplitude to exceed the thresholds. It is invalid to set the noise gate unmute threshold ( $NG\_UNMUTE\_THRESH$ ) such that it is less than the configured mute threshold ( $NG\_UNMUTE\_THRESH$ ) such that it is less than the configured mute threshold ( $NG\_UNMUTE\_THRESH$ ) such that it is less than the configured mute threshold the configured PCM data word size ( $PCM\_CHANSZ$ ). The supported combinations are shown in <u>Table 8</u>.

# Digital Input Class DG Amplifier with I/V Sense and Ultra-Low Quiescent Power

### Table 8. Noise Gate Threshold LSB Location by Input Data Configuration

INPUT DATA WORD SIZE ( <u>PCM_CHANSZ</u> )	NOISE GATE FUNCTION LSB LOCATION	
16	16	
24	24	
32	24	

It is not valid to enable the speaker path noise gate function when the tone generator is enabled.

#### **Speaker Path Dither**

The input data to the speaker path can optionally have dither (±1LSB peak-to-peak) applied if <u>SPK\_DITH\_EN</u> is set to 1. No dither is applied when <u>SPK\_DITH\_EN</u> is set to 0.

#### **Speaker Path Data Inversion**

The input data to the speaker path can optionally be inverted by setting the <u>SPK\_INVERT</u> bit is set to 1.

#### Speaker Path DC Blocking Filter

A DC blocking filter can be enabled on the speaker path by setting the <u>SPK\_DCBLK\_EN</u> bit to 1.

#### **Speaker Path Digital Volume Control**

The device provides a dynamically programmable speaker path digital volume control. The digital volume control provides an attenuation range of 0dB to -63dB in 0.5dB steps that is configured with the <u>SPK\_VOL</u> bit field. A digital mute is also provided, and is enabled when <u>SPK\_VOL</u> is set to 0x7F.

Digital volume ramping during speaker path start up, speaker path shutdown, and digital mute (<u>SPK\_VOL</u> = 0x7F) is disabled by default. However, both the volume ramp up and ramp down can be individually enabled with the <u>SPK\_VOL\_RMPUP\_BYPASS</u> and <u>SPK\_VOL\_RMPDN\_BYPASS</u> bit fields respectively. When volume ramp up or ramp down is enabled, the device turn-on and turn-off times are longer.

#### **Speaker Path Digital Gain Control**

The device provides a programmable speaker path digital gain control. The digital gain control provides a range of 0dB to +6dB in 0.5dB steps that is configured with the <u>SPK\_GAIN</u> bit field. Unlike the digital volume control, the digital gain setting cannot be dynamically changed.

#### Speaker Path DSP Data Feedback Path

The speaker path DSP data can be routed from just before the DAC input back to the PCM interface, and can be assigned to any valid data output channel. The speaker path DSP data feedback path is enabled with the <u>SPK\_FB\_EN</u> bit.

#### Speaker Safe Mode

The device provides a safe mode bit (SPK\_SAFE\_EN), which when set to 1, applies a -18dB attenuation to the input signal. By default, speaker safe mode is enabled to protect any speaker connected to the device on power up when the off-chip speaker protection algorithm is still initializing. While speaker safe mode is enabled, the digital volume control (<u>SPK\_VOL</u>) and speaker digital gain control (<u>SPK\_GAIN</u>) settings are ignored.

# Digital Input Class DG Amplifier with I/V Sense and Ultra-Low Quiescent Power

### Speaker Path Maximum Peak Output Voltage Scaling

The device operates over a large PVDD supply voltage range, and as a result, the full-scale speaker amplifier output amplitude level is configurable to allow it to be scaled. As a baseline, the full-scale output of the speaker path DAC is 3.68dBV (typical). The speaker path no-load maximum peak output voltage level ( $V_{MPO}$ ) is then programmable relative to this baseline level. The peak output scaling range is from +4dB to +18dB, and is set with the <u>SPK\_GAIN\_MAX</u> bit field.

The speaker output signal level (in dBV) for a given digital input signal level (in dBFS) is calculated as follows:

Output Signal Level (dBV) = Input Signal Level (dBFS) + 3.68 (dBV) + SPK\_GAIN\_MAX (dB)

(0dBFS is referenced to 0dBV)

The peak output voltage scaling is applied to the signal path using a combination of digital gain and analog gain adjustments.

### Dynamic Headroom Tracking (DHT)

The device features DHT that can preserve consistent signal distortion and listening levels in the presence of a varying supply level. The DHT block provides both a dynamic range compressor (DRC) and limiter. The limiter can operate as either a signal distortion limiter (SDL) or standard signal level limiter (SLL). Each of these three functions can be used independently (modes 1 through 3), and the SLL and DRC can be used simultaneously (mode 4).

The DHT block is enabled with the <u>DHT\_EN</u> bit. Prior to enabling the DHT, the measurement ADC PVDD and VBAT channels should be configured and enabled as required based on the amplifier mode of operation. The DHT block uses the measured supply levels and the current signal level to calculate the attenuation (if any) that is applied to the signal path. Also, the DHT block should not be disabled by setting the DHT\_EN bit to 0 when the DHT is active (i.e., attenuation is being applied).



Figure 11. Simplified Dynamic Headroom Tracking System Block Diagram

### **DHT Supply Tracking and Headroom**

The DHT block uses three parameters to track the target peak output level ( $V_{TPO}$ ) relative to the maximum peak output voltage ( $V_{MPO}$ ) as the active speaker amplifier supply level varies.

The first is the speaker amplifier full-scale gain setting (<u>SPK\_GAIN\_MAX</u> bit field). This control selects the maximum (no-load) peak output voltage level (V<sub>MPO</sub>) that is output by the Class-DG amplifier with a full-scale input signal (0dBFS). Most DHT thresholds and parameters are calculated relative to the full-scale V<sub>MPO</sub>. The DHT block uses a maximum gain of 16dB for calculating the maximum (no-load) peak output voltage level and so for gain settings above 16dB set by <u>SPK\_GAIN\_MAX</u> = 0x0D(17dB) and 0xOE(18dB) the DHT block underestimates the gain by 2dB.

The second parameter is the measured speaker amplifier supply voltage level ( $V_{SUP}$ ). The measurement ADC provides the DHT block with the current supply voltage levels ( $V_{PVDD}$  and  $V_{VBAT}$ ). The DHT block decides which supply voltage to use for calculations based on the currently active speaker amplifier supply.

# Digital Input Class DG Amplifier with I/V Sense and Ultra-Low Quiescent Power

The third parameter is the speaker amplifier supply headroom (SUP<sub>HR</sub>). The supply headroom is a positive or negative percentage offset relative to the measured  $V_{SUP}$  conversion result. It is configured using the <u>DHT\_HR</u> bit field, and can be set from +20% to -20% of  $V_{SUP}$  in 2.5% step sizes.

The DHT target peak output voltage level ( $V_{TPO}$ ) is equal to the measured supply voltage ( $V_{SUP}$ ) scaled to include the selected supply headroom percentage, and is actively calculated with the following equation:

$$V_{TPO} = V_{SUP} \times (100\% - SUP_{HR})$$

The target peak output attenuation (or ratio) from V<sub>TPO</sub> to V<sub>MPO</sub> is calculated as follows:

$$A_{TPO} = 20 \times \log (V_{TPO}/V_{MPO})$$

If  $A_{TPO}$  exceeds 0dB ( $V_{SUP}$  with headroom >  $V_{MPO}$ ), then the DHT block assumes that there is sufficient supply voltage to reproduce the audio signals as configured without attenuation. In this case,  $A_{TPO}$  = 0dB is used for all further calculations. This is important as the DHT functions only apply attenuation, and never apply positive gain. Once the calculated  $V_{TPO}$  drops below  $V_{MPO}$ , the calculated target peak output attenuation ( $A_{TPO}$ ) is less than 0dB, and the DHT functions are applied appropriately as the input signal level changes.

For example, if  $V_{MPO}$  = 13.63V,  $V_{SUP}$  = 8.04V, and  $SUP_{HR}$  = -20%, then solving for  $V_{TPO}$  yields a target peak output level of ~9.65V. Next, solving for the target peak output attenuation (A<sub>TPO</sub>) yields approximately -3dB.

Figure 12 shows the default transfer function (with no DHT attenuation applied), where the current target peak output level ( $V_{TPO}$ ) is based on the current  $V_{SUP}$ , and the supply headroom settings. The tracked  $V_{TPO}$  and the resulting peak output attenuation ( $A_{TPO}$ ) are then used in the attenuation calculations for the DHT functions. Note that this and all subsequent figures are not drawn to precise scale, and that the x-axis input signal level (dBFS) is on a linear scale, while the y-axis peak output voltage level is on a log scale.



Figure 12. V<sub>TPO</sub> and A<sub>TPO</sub> Calculation Example

# Digital Input Class DG Amplifier with I/V Sense and Ultra-Low Quiescent Power

### DHT Mode 1—Signal Distortion Limiter (SDL)

The DHT signal distortion limiter (SDL) maintains a consistent level of signal distortion at the amplifier output as the supply voltage ( $V_{SUP}$ ) changes. To use DHT mode 1 (just the signal distortion limiter active), set the <u>DHT\_LIM\_MODE</u> bit low (default) to place the limiter function in supply tracking mode (SDL), and set the dynamic range compressor rotation point (<u>DHT\_VROT\_PNT</u>) to 0dBFS (effectively disabling the DRC). The signal distortion limiter function is a compressor with a ratio of infinity to 1 that actively sets its threshold ( $V_{SDL}$  in voltage) equal to the calculated target peak output voltage level ( $V_{TPO}$ ). The output referred SDL threshold (SDL<sub>THR</sub>) and the input referred SDL knee or rotation point (SDL<sub>RP</sub>) are equal in mode 1, and can be calculated relative to full-scale (in dBFS) as a ratio of  $V_{TPO}$  to  $V_{MPO}$ :

SDL<sub>RP</sub> = SDL<sub>THR</sub> = 20 x log (A<sub>TPO</sub>) = 20 x log (V<sub>TPO</sub>/V<sub>MPO</sub>)

The transfer function for input signal levels below the SDL rotation point (SDL<sub>RP</sub>) is unchanged. When the input signal level exceeds  $SDL_{RP}$ , the signal distortion limiter function is applied to the signal path. As the input signal level increases, the distortion limiter attenuation continues to increase as well and can be calculated for a given input signal level (A<sub>INPUT</sub> in dBFS) as follows:

#### SDL ATTENUATION = $SDL_{RP}$ -A<sub>INPUT</sub>

By actively recalculating SDL<sub>RP</sub> (or SDL<sub>THR</sub>) as the target peak output level ( $V_{TPO}$ ) changes, the DHT SDL maintains a consistent limit and level of amplifier output distortion relative to available supply voltage ( $V_{SUP}$ ).

When the target peak output voltage (V<sub>TPO</sub>) exceeds the amplifier maximum peak output voltage (V<sub>MPO</sub>), there is sufficient headroom and no SDL attenuation is applied. However, as soon as V<sub>TPO</sub> falls below V<sub>MPO</sub>, it is possible for the input signal amplitude to exceed the calculated SDL<sub>RP</sub>. The following examples show the transfer function when V<sub>SUP</sub>  $\geq$  V<sub>MPO</sub> with the minimum (-20%), no (0%), and maximum (+20%) supply headroom (SUP<sub>HR</sub>) settings. Note that in the case with positive headroom (+20%), the SDL<sub>RP</sub> falls below the input signal full-scale level even though V<sub>SUP</sub> = V<sub>MPO</sub>.



Figure 13. Signal Distortion Limiter with  $V_{MPO} \le V_{SUP}$  and +20% Headroom (SUP<sub>HR</sub>)

# Digital Input Class DG Amplifier with I/V Sense and Ultra-Low Quiescent Power



Figure 14. Signal Distortion Limiter with V<sub>MPO</sub> ≤ V<sub>SUP</sub> and 0% Headroom (SUP<sub>HR</sub>)

# Digital Input Class DG Amplifier with I/V Sense and Ultra-Low Quiescent Power



Figure 15. Signal Distortion Limiter with V<sub>MPO</sub> ≤ V<sub>SUP</sub> and -20% Headroom (SUP<sub>HR</sub>)

As the supply voltage (V<sub>SUP</sub>) drops further below the maximum peak output voltage (V<sub>MPO</sub>), the DHT target peak output voltage (V<sub>TPO</sub>) proportionally scales down. In cases with zero or positive amplifier supply headroom settings (+20%  $\geq$  SUP<sub>HR</sub>  $\geq$  0%), the input signal level can exceed the SDL rotation point (SDL<sub>RP</sub>) before the peak output exceeds V<sub>SUP</sub>. In this case, amplifier output clipping can be prevented.

# Digital Input Class DG Amplifier with I/V Sense and Ultra-Low Quiescent Power



Figure 16. Signal Distortion Limiter with  $V_{MPO} > V_{SUP}$  and +20% Headroom (SUP<sub>HR</sub>)



Figure 17. Signal Distortion Limiter with  $V_{MPO} > V_{SUP}$  and 0% Headroom (SUP<sub>HR</sub>)

## Digital Input Class DG Amplifier with I/V Sense and Ultra-Low Quiescent Power

In cases with a negative supply headroom setting (0% > SUP<sub>HR</sub>  $\geq$  -20%), the input signal does not exceed the SDL<sub>RP</sub> until after the peak output reaches V<sub>SUP</sub>. As a result, clipping occurs at the amplifier output. However, once the input signal level exceeds the SDL<sub>RP</sub>, the audio signal level is digitally limited by the SDL preventing the amplifier output clipping from worsening further.



Figure 18. Signal Distortion Limiter with V<sub>MPO</sub> > V<sub>SUP</sub> and -20% Headroom (SUPHR)

### DHT Mode 2—Signal Level Limiter (SLL)

In DHT mode 2, the limiter is configured as a fixed threshold signal level limiter (SLL). Set the <u>DHT\_LIM\_MODE</u> bit high to place the limiter function in SLL mode, and set the dynamic range compressor rotation point to 0dBFS (effectively disabling the DRC).

Like the signal distortion limiter, the signal level limiter function is a compressor with a ratio of infinity to 1. However, unlike the SDL, the SLL output referred threshold (SLL<sub>THR</sub>) is configured to a set level. The SLL<sub>THR</sub> is selected with the <u>DHT\_LIM\_THRES</u> bit field from a range of 0dBFS to -15dBFS. The SLL threshold can also be expressed as an input referred knee or rotation point (SLL<sub>RP</sub>) which is equal to SLL<sub>THR</sub> in mode 2. The SLL amplifier peak output voltage limit (V<sub>SLL</sub>) is calculated from the selected SLL threshold (SLL<sub>THR</sub>) and maximum peak output voltage (V<sub>MPO</sub>) with the following equation:

### SLL PEAK OUTPUT VOLTAGE LIMIT = $V_{SLL} = V_{MPO} \times 10^{(SLL_{THR}/20)}$

The transfer function for signal levels below the SLL threshold (SLL<sub>THR</sub>) is unchanged. When the signal level exceeds the SLL<sub>THR</sub>, the signal level limiter function is applied to the signal path. As the input signal level increases, the limiter attenuation continues to increase as well and can be calculated for a given input signal level ( $A_{INPUT}$  in dBFS) relative to SLL<sub>RP</sub> (= SLL<sub>THR</sub>) as follows:

#### SLL ATTENUATION = SLL<sub>RP</sub>-A<sub>INPUT</sub>

When  $V_{TPO}$  is greater than  $V_{SLL}$ , the amplifier peak output level is limited to  $V_{SLL}$  whenever the signal amplitude exceeds the SLL threshold (SLL<sub>THR</sub>). As a result of the fixed SLL threshold and rotation point, the transfer function is identical for any  $V_{SUP}$  level and corresponding  $V_{TPO}$  that is greater than  $V_{SLL}$ .

## Digital Input Class DG Amplifier with I/V Sense and Ultra-Low Quiescent Power

This is illustrated in <u>Figure 19</u> for decreasing V<sub>SUP</sub> and V<sub>TPO</sub> levels. As V<sub>SUP</sub> decreases, V<sub>TPO</sub> is recalculated and decreases as well. Three different, progressively lower V<sub>TPO</sub> levels are shown (V<sub>TPO1</sub>, V<sub>TPO2</sub>, and V<sub>TPO3</sub>). Due to the fixed SLL threshold, V<sub>SLL</sub> is the same in all three cases. Since all three V<sub>TPO</sub> values are greater than V<sub>SLL</sub>, the transfer function for each case is identical and is limited at V<sub>SLL</sub>.



Figure 19. Signal Level Limiter with V<sub>TPO</sub> > V<sub>SLL</sub> as V<sub>SUP</sub> Decreases

When the V<sub>TPO</sub> is less than V<sub>SLL</sub>, the amplifier output can clip before the input signal amplitude exceeds the SLL rotation point (SLL<sub>RP</sub> = SLL<sub>THR</sub>). As the input signal level continues to increase, once it exceeds SLL<sub>RP</sub> the signal level is digitally limited preventing the amplifier output clipping from worsening further. Because both the SLL threshold and rotation point are fixed relative to full-scale, as V<sub>SUP</sub> continues to decrease, the clipping at the amplifier output grows progressively worse prior to the input signal exceeding SLL<sub>RP</sub> (= SLL<sub>THR</sub>).

<u>Figure 20</u> has the same SLL settings as <u>Figure 19</u> (same SLL<sub>THR</sub>). For simplicity,  $V_{TPO} = V_{SUP}$  (SUP<sub>HR</sub> = 0%) and  $V_{TPO}$  has decreased further and is now less than  $V_{SLL}$ . As a result, the amplifier output clips before the SLL digitally limits the signal level.

# Digital Input Class DG Amplifier with I/V Sense and Ultra-Low Quiescent Power



Figure 20. Signal Level Limiter with V<sub>TPO</sub> < V<sub>SLL</sub> Showing Amplifier Output Clipping

### DHT Mode 3—Dynamic Range Compressor (DRC)

The DHT dynamic range compressor (DRC) is configured by setting the input referred rotation point (DRC<sub>RP</sub> in dBFS). The DRC<sub>RP</sub> can be selected from a 0dBFS to -15dBFS range with the <u>DHT\_VROT\_PNT</u> bit field. To calculate the DRC output referred voltage threshold (V<sub>DRC</sub>), use the following equation:

$$V_{DRC} = V_{MPO} \times 10^{\circ} (DRC_{RP}/20)$$

For mode 3 operation, set the DRC rotation point (DRC<sub>RP</sub>) to any level lower than 0dBFS. Next, to disable limiter functions, place it into signal level limiter mode ( $\underline{DHT\_LIM\_MODE}$  = 1), and set the fixed SLL threshold (SLL<sub>THR</sub>) to 0dBFS (using the  $\underline{DHT\_LIM\_THRES}$  bit field).

Once configured, the dynamic range compressor rotation point ( $DRC_{RP}$ ) is fixed at the selected level (or ratio) relative to input full-scale. As  $V_{SUP}$  and  $V_{TPO}$  change, the DRC compression ratio for input signals exceeding  $DRC_{RP}$  changes as well. The transfer function, however, for input signals below  $DRC_{RP}$  remains unchanged.

DHT tracks the target peak output voltage ( $V_{TPO}$ ) and attenuation ( $A_{TPO}$ ). As they change, the adaptive DRC compression ratio smoothly scales the listening level of the amplifier (for any input signals that exceed DRC<sub>RP</sub>). The DRC compression ratio is actively calculated with the following formula:

#### DRC COMPRESSION RATIO = DRC<sub>RP</sub>/(A<sub>TPO</sub>-DRC<sub>RP</sub>)

The DRC attenuation for a given input signal level (AINPUT in dBFS) is calculated as follows:

#### DRC ATTENUATION = ATPO-AINPUT x (ATPO/DRCRP)

The following example shows the DRC transfer function with SUP<sub>HR</sub>  $\ge$  0% as V<sub>SUP</sub> (and thus V<sub>TPO</sub>) decreases. As the V<sub>TPO</sub> level decreases (from V<sub>TPO1</sub> to V<sub>TPO2</sub> to V<sub>TPO3</sub>), the DRC compression ratio increases.

# Digital Input Class DG Amplifier with I/V Sense and Ultra-Low Quiescent Power



Figure 21. Dynamic Range Compression with Decreasing V<sub>SUP</sub> and SUP<sub>HR</sub>  $\ge$  0%

<u>Figure 22</u> shows the DRC transfer function with  $SUP_{HR} < 0\%$ . Due to the negative supply headroom,  $V_{TPO}$  is greater than  $V_{SUP}$  and the amplifier output clips before the input signal reaches full-scale.

# Digital Input Class DG Amplifier with I/V Sense and Ultra-Low Quiescent Power



Figure 22. Dynamic Range Compressor with SUP<sub>HR</sub> < 0% and Output Clipping

### DHT Mode 4—Dynamic Range Compressor (DRC) with Signal Level Limiter (SLL)

In DHT mode 4, the dynamic range compressor (DRC) and signal level limiter (SLL) are both enabled. To allow mode 4, the DRC rotation point (DRC<sub>RP</sub>) must be less than 0dBFS. In addition, the DHT limiter function must be configured for SLL mode ( $\underline{DHT\_LIM\_MODE}$  = 1) with an SLL threshold (SLL<sub>THR</sub>) less than 0dBFS. Finally, to create a DHT response curve with both DRC and SLL inflection points, the SLL threshold (V<sub>SLL</sub>) must be greater than the DRC voltage threshold (V<sub>DRC</sub>). This insures that the resulting SLL<sub>RP</sub> is always greater than the DRC<sub>RP</sub> (otherwise, the SLL limits the signal level before the DRC rotation point is ever reached).

<u>Figure 23</u> shows three mode 4 transfer functions for three progressively lower  $V_{SUP}$  levels. The supply headroom is configured for SUP<sub>HR</sub> > 0% (positive supply headroom), and the calculated  $V_{TPO}$  value is falling (such that  $V_{TPO1} > V_{TPO2} > V_{TPO3}$ ). The DRC rotation point and SLL threshold are constant in all three cases, and SLL<sub>THR</sub> is selected such that as  $V_{TPO}$  falls the SLL knee (SLL<sub>RP</sub>) is greater than the DRC<sub>RP</sub>.

In the first two cases (for V<sub>TPO1</sub> and V<sub>TPO2</sub>), the calculated SLL output voltage limit (V<sub>SLL</sub>) is less than V<sub>TPO</sub>. As the signal level increases, it is first compressed (by the DRC function), and then limited once the output level reaches V<sub>SLL</sub>. In the third case, V<sub>SLL</sub> is greater than V<sub>TPO3</sub> and the signal level (while still compressed by the DRC) reaches full-scale before exceeding V<sub>SLL</sub>, and the SLL limiter function is never applied.

# Digital Input Class DG Amplifier with I/V Sense and Ultra-Low Quiescent Power



Figure 23. DHT DRC and SLL with Decreasing  $V_{SUP}(V_{TPO})$ , and  $SUP_{HR} \ge 0\%$ 

<u>Figure 24</u> shows a mode 4 transfer function where the supply headroom is negative (SUP<sub>HR</sub> < 0%). As before, the SLL threshold (SLL<sub>THR</sub>) is programmed so that the resulting SLL<sub>RP</sub> is greater than the DRC<sub>RP</sub>. This also insures that the resulting V<sub>SLL</sub> is greater than V<sub>DRC</sub> and less than V<sub>TPO</sub>. As the audio signal level increases, it is first compressed (by the DRC function), and then limited once the digital output signal level reaches V<sub>SLL</sub>. However, due to the negative headroom, the amplifier output clips before the SLL function digitally limits the signal level.

# Digital Input Class DG Amplifier with I/V Sense and Ultra-Low Quiescent Power



Figure 24. DHT DRC and SLL with Decreasing V<sub>SUP</sub>(V<sub>TPO</sub>), and SUP<sub>HR</sub> < 0%

#### **DHT Attenuation**

When the DHT block first applies attenuation, an interrupt is generated (DHT\_ACTIVE\_BGN\_\*). When the DHT block fully releases all applied attenuation (i.e., DHT is inactive), an interrupt is generated (DHT\_ACTIVE\_END\_\*). Interrupts are not generated when DHT is actively adjusting the level of attenuation.

The maximum attenuation ( $A_{MAX}$ ) applied to the audio signal by the DHT functions is selected with the <u>DHT\_MAX\_ATN</u> bit field. The maximum attenuation can be set from -1dB to -15dB with a 1dB step size. The configured DHT functions stop further attenuation of the audio signal once the calculated attenuation (relative to the unattenuated input signal level) reaches the selected maximum attenuation ( $A_{MAX}$ ). If the calculated attenuation (based on input signal level and measured V<sub>SUP</sub>) exceeds the selected maximum attenuation ( $A_{MAX}$ ), the applied attenuation is set equal to (limited at)  $A_{MAX}$ . This can occur anytime the target peak output ( $V_{TPO}$ ) to maximum peak output ( $V_{MPO}$ ) ratio or peak output attenuation (denoted  $A_{TPO}$ ) is less than (or has a larger absolute value than)  $A_{MAX}$ .

All previous examples show cases where the peak output attenuation ( $A_{TPO}$ ) did not exceed the selected maximum attenuation ( $A_{MAX}$ ). The following figures show signal distortion limiter use cases where  $V_{SUP}$  has decreased until  $A_{TPO}$  <  $A_{MAX}$  (the DHT DRC function DRC<sub>RP</sub> is set to 0dbFS as in use case 1).

In Figure 25, the SUP<sub>HR</sub> is set to -20%. Since  $A_{TPO} < A_{MAX}$ , the attenuation applied by the distortion limiter reaches the programmed maximum attenuation level before the input signal reaches full-scale. For input signals past the point where calculated attenuation is equal to  $A_{MAX}$ , the attenuation stops increasing and is now fixed at  $A_{MAX}$ . As a result, past this point the audio signal (in the digital domain) begins to increase. This results in the distortion increasing at the amplifier output (which was already clipping at the limited level of distortion).

# Digital Input Class DG Amplifier with I/V Sense and Ultra-Low Quiescent Power



Figure 25. Distortion Limiter Case with -20% Headroom and  $A_{MAX}$  Exceeded

In <u>Figure 26</u>, the supply headroom is set to +20%. As before, the attenuation applied by the SDL reaches the selected maximum attenuation ( $A_{MAX}$ ) before the input signal reaches full-scale. Past this point, the audio signal (in the digital domain) begins increasing and the signal level (and any distortion) at the amplifier output increases as well. In this case, the amplifier output was not clipping until after  $A_{MAX}$  was exceeded.

# Digital Input Class DG Amplifier with I/V Sense and Ultra-Low Quiescent Power



Figure 26. Distortion Limiter Case with +20% Headroom and AMAX Exceeded

### **DHT Attenuation Reporting**

In TDM mode, the current level of DHT attenuation is reported on the PCM data output (DOUT) when the DHT attenuation transmit enable bit is set high (<u>PCM\_DHT\_ATN\_EN</u> = 1). The DHT attenuation level output is transmitted as a 14-bit unsigned binary attenuation level.

#### DOUT CURRENT DHT ATTENUATION (dB) = 20 x log(14-bit DOUT Value /16383)

If enabled, the DHT attenuation target (in dB) is also shared between devices on the inter chip communication (ICC) bus. In this case, the DHT attenuation level output is transmitted as a 10-bit unsigned binary attenuation level (DHT\_ATN) followed by 6 bits of zero padding.

The current DHT attenuation (in dB) is calculated from the 10-bit value (DHT\_ATN) with the following equation:

The current DHT attenuation level cannot exceed the selected DHT maximum attenuation ( $A_{MAX}$ ). Additionally, when the DHT is inactive, the reported attenuation is 0x0.

#### **DHT Ballistics**

When the signal level exceeds the rotation point or threshold for a configured DHT function (SDL, SLL, and/or DRC), or continues to increase beyond this point, the appropriate level of attenuation is applied to the signal level at the programmed attack rate. The DHT attack rate is selected with the <u>DHT\_ATK\_RATE</u> bit field.

The change in input signal level is detected by a peak detect circuit which has a fixed 3.5ms release time. When the signal level decreases or drops below the rotation point or threshold for a configured DHT function (SDL, SLL, and/or DRC), the appropriate level of applied attenuation is released. The DHT release rate is selected with the <u>DHT\_RLS\_RATE</u> bit field. However, due to the 3.5ms/dB peak detector, the 2ms/dB release rate is effectively 3.5ms/dB. All other release rates have a fixed delta of 3.5ms compared to the programmed release rate.

# Digital Input Class DG Amplifier with I/V Sense and Ultra-Low Quiescent Power

The attack-and-release behavior is a bit different when triggered by a change in active amplifier supply level. When the supply level decreases and triggers a DHT function attack, the attenuation is applied quickly at the configured attack rate. Likewise, as the supply level increases, the attenuation is released at the configured release rate. However, if DHT supply hysteresis is enabled ( $DHT\_SUPPLY\_HYST\_EN$  = 1), then as the supply increases the applied DHT function does not release attenuation until the increase in the supply level exceeds the programmed DHT supply hysteresis level ( $DHT\_SUPPLY\_HYST\_EN$  = 1). Once the supply increase exceeds the hysteresis, the appropriate level of applied attenuation is released at the configured release rate.

### Speaker Amplifier

The device features a Class-DG speaker amplifier output stage. The speaker amplifier playback path is enabled and disabled using the <u>SPK\_EN</u> bit. The <u>SPK\_EN</u> bit is restricted on the <u>PCM\_TX\_EN</u> (i.e., the <u>SPK\_EN</u> bit can only be changed after <u>PCM\_TX\_EN</u> bit is set to zero). The Class-DG multilevel amplifier generates a rail-to-rail output, pulse-width modulated (PWM) signal. By varying the PWM duty cycle the amplifier modulates the output with the audio input signal. Because the switching frequency of the amplifier is 472kHz (typical) when the output signal is filtered by the speaker, only the audio component remains. Rail-to-rail operation ensures that power dissipation at the output is dominated by the on resistance (R<sub>ON</sub>) of the power output MOSFETs brief saturation current draw as the output switches, and the current draw necessary to charge the output stage gates.

In addition, the amplifier's output MOSFETs are segmented, and to save power they are automatically scaled based on the selected operating mode, input signal level, and configured gain structure.

### Speaker Amplifier Operating Modes

The speaker amplifier can operate both in Class-DG and standard Class-D modes. In Class-DG mode, the amplifier output supply rail is switched between  $V_{PVDD}$  and  $V_{VBAT}$  based on the signal level. If Class-DG operation is disabled, the amplifier operates as a fixed supply Class-D amplifier and can be configured to use either  $V_{PVDD}$  or  $V_{VBAT}$  as the output supply rail. The speaker amplifier operating mode is selected with the <u>SPK\_MODE</u> bit field.

#### **Class-DG Mode Enabled**

Class-DG is the default speaker amplifier mode of operation (<u>SPK\_MODE</u> = 0x0). In this mode, the amplifier switches the supply rail between PVDD and VBAT as needed to efficiently supply the required output power.

Additionally, if V<sub>VBAT</sub> drops below a programmed threshold level <u>VBATLOW\_OK\_LVL</u> bit field, the amplifier operates from PVDD supply rail regardless of signal level.

The Class-DG signal level threshold (VDG\_THR) at which the amplifier switches between the supply rails is programmable. The method used to program the signal level threshold is selected with the <u>SPK\_DG\_SEL</u> bit field. When <u>SPK\_DG\_SEL</u> is set to 0x0, the threshold (VDG\_THR) is set to a fixed peak voltage level with the <u>SPK\_DG\_THRES</u> bit field. When <u>SPK\_DG\_SEL</u> is set to 0x1 (default), the threshold (VDG\_THR) is variable relative to the current VBAT voltage (measurement ADC result). The peak voltage headroom relative to V<sub>VBAT</sub> is configured with the <u>SPK\_DG\_THRES</u> and <u>SPK\_DG\_SEL</u> is set to 0x2, the threshold (VDG\_THR) is set based on whichever setting (<u>SPK\_DG\_THRES</u> and <u>SPK\_DG\_HEADROOM</u>) results in the lowest threshold for the current V<sub>VBAT</sub> voltage level. As a result, as V<sub>VBAT</sub> decreases, VDG\_THR can transition from a fixed threshold to a lower V<sub>VBAT</sub> headroom based variable threshold.

The Class-DG mode hold time is configured with the <u>SPK\_DG\_HOLD\_TIME</u> bit field. To save power, when the signal level drops below the threshold for longer than hold time, VBAT is selected as the active amplifier supply. The amplifier switches to the VBAT supply only at signal zero cross, so the measured hold time is the register configured hold time plus the time taken for a zero cross event to occur. When VBAT is the active amplifier output supply, the LV\_EN output asserts high. When the signal level rises above the threshold, the amplifier supply quickly switches to PVDD to provide higher output voltage swing and to avoid clipping. When PVDD is the active amplifier output supply, the LV\_EN output asserts low.

# Digital Input Class DG Amplifier with I/V Sense and Ultra-Low Quiescent Power

### Delay for DG Mode

When the amplifier is operating in the automatic Class-DG mode, to avoid the potential for clipping the output signal as the PVDD supply rises, there is a programmable delay in the signal path controlled by <u>SPK\_DG\_DELAY</u>. This allows the PVDD supply time to increase the output voltage before it is required to output larger signals.

#### Class-DG Mode Disabled

When Class-DG mode is disabled, the speaker amplifier operates in standard Class-D mode. In this case, the active amplifier output supply is configured to either PVDD (<u>SPK\_MODE</u> = 0x1) or VBAT (<u>SPK\_MODE</u> = 0x2).

If the active amplifier output supply is configured to VBAT (<u>SPK\_MODE</u> = 0x2), the amplifier operates from VBAT regardless of signal level. In this mode, the LV\_EN pin is asserted high.

When the active amplifier supply is set to PVDD, the amplifier always operates from PVDD regardless of the signal and supply levels. Furthermore, to save power PVDD can be actively regulated between any levels within its standard operating range (3V to 14V). In this mode, the LV\_EN pin is always asserted low.

#### Speaker Amplifier Ultra-Low EMI Filterless Operation

Traditional Class-D amplifiers require the use of external LC filters, or shielding, to meet electromagnetic-interference (EMI) regulation standards. However, the device features emissions limiting circuitry that limits the output switching harmonics that can directly contribute to EMI and radiated emissions.

The programmable speaker amplifier edge rate control bits are used to adjust the switching edge rate to help tune EMI performance. As the edge rate increases, the efficiency improves slightly. While as the edge rate is decreased, the efficiency drops slightly. The speaker amplifier edge rate is configured with the <u>SPK\_SL\_RATE\_GMODE</u>, <u>SPK\_SL\_RATE\_LS</u>, and <u>SPK\_SL\_RATE\_HS</u> bit fields.

The speaker amplifier output also supports spread-spectrum modulation (SSM). SSM is enabled by default and it optimizes the suppression and control of the output switching harmonics that can contribute to EMI and radiated emissions. The modulation index in spread-spectrum mode is controlled by the <u>SPK\_SSM\_MOD\_INDEX</u> bit field, and the maximum modulation index (MMI) varies accordingly. Higher percentage settings of the modulation index results in the switching frequency of the amplifier being modulated by a wider range, spreading out-of-band energy across a wider bandwidth. Above 10MHz, the wideband spectrum looks like noise for EMI purposes.

#### **Speaker Amplifier Overcurrent Protection**

The device features amplifier current limit protection that protects the amplifier output from both high current and short circuit events. If the <u>OVC\_AUTORESTART\_EN</u> bit is set to 1 and the speaker amplifier output current exceeds the current limit threshold (4.5A min.), the device generates an interrupt and disables the amplifier output. After ~20ms, the amplifier output is re-enabled. If the overcurrent condition still exists, the device continues to disable and re-enable the amplifier output automatically until the fault condition is removed.

If the <u>OVC\_AUTORESTART\_EN</u> bit is set to 0, when a speaker amplifier overcurrent event occurs, the device still generates an interrupt and disables the amplifier output. However, in this case, the device is placed into software shutdown and the software enable (<u>EN</u>) bit is set to 0. As a result, the host must manually re-enable the device after an overcurrent event.

#### Speaker Current and Voltage Sense ADC Path

The device provides two separate 16-bit ADCs to monitor the speaker amplifier output current and voltage (the I/V sense ADC path). The current and voltage ADC paths are independently enabled with the <u>IVADC\_I\_EN</u> and <u>IVADC\_V\_EN</u> bits respectively. Voltage and current ADC data is output through the PCM interface data output (DOUT) which is enabled by the <u>PCM\_TX\_EN</u> bit field.

For accurate voltage measurements, the OUTPSNS and OUTNSNS pins should be Kelvin connected as close as possible to the load connected between OUTP and OUTN. If a filter is installed between the speaker amplifier output pins and the load, then the sense lines should be connected close to the load and after the filter. The speaker amplifier current is measured internally and requires no external connections.

# Digital Input Class DG Amplifier with I/V Sense and Ultra-Low Quiescent Power

The voltage and current digital data output is routed to the host through the PCM interface. Both the current and voltage sense ADC output data can optionally have dither applied (±1 LSB peak-to-peak) by setting the <u>IVADC\_DITH\_EN</u> bit field to 1. No dither is applied when <u>IVADC\_DITH\_EN</u> is set to 0.

The I/V sense ADC path provides separate optional DC blocking filters (first-order highpass) in the current and voltage sense paths. The current and voltage path filters are enabled by setting the <u>IVADC I DCBLK\_EN</u> and <u>IVADC V DCBLK\_EN</u> bit fields to 1 respectively.

To ensure phase alignment, the current and voltage sense ADCs should be enabled either with a single write to the IVADC I EN and IVADC V EN bits (EN = 1) or by setting both bits high before exiting software shutdown.

#### Measurement ADC

The device features a configurable 9-bit measurement ADC. The measurement ADC has three channels, one for die temperature measurement (measurement ADC thermal channel), one for for PVDD supply voltage measurement (measurement ADC PVDD channel), and one channel for VBAT supply voltage measurement (measurement ADC VBAT channel). Enabled channels are measured sequentially and continuously. The programmable measurement ADC sample rate can be set independently for the three channels. Each channel separately provides an optional programmable lowpass IIR filter.

#### **Measurement ADC Thermal Channel**

When the device is clocked, in the active state (EN = 1) the measurement ADC thermal channel automatically activates. When active, it continuously measures and reports the device die temperature over the range from  $-29^{\circ}$ C to  $+150^{\circ}$ C.

The output of the thermal ADC channel can be readback through the <u>MEAS\_ADC\_THERM\_DATA</u> bit field, and is the input to both the thermal protection and thermal foldback blocks. By default (<u>MEAS\_ADC\_THERM\_RD\_MODE</u> = 0), the thermal readback value is automatically updated after each conversion is completed. Setting <u>MEAS\_ADC\_THERM\_RD\_MODE</u> to 1 places thermal readback into manual mode. In manual mode, the thermal readback result is updated manually when a 1 is written to the <u>MEAS\_ADC\_THERM\_RD\_UPD</u> bit field. The ADC thermal channel data read back in manual mode and the data streamed through the PCM interface is 9 bits. In the automatic mode, since the 9 bit data readback is from two registers, the LSB register isn't guaranteed to be synchronous with the MSB register and can result in higher noise in automatic mode.

The thermal ADC channel also provides an optional lowpass IIR filter with a programmable bandwidth that scales relative to the measurement ADC sample rate. The filter is enabled with the <u>MEAS\_ADC\_TEMP\_FILT\_EN</u> bit field and the bandwidth is set with the <u>MEAS\_ADC\_TEMP\_FILT\_COEFF</u> bit field.

#### Measurement ADC PVDD Channel

When the device is clocked and in the active state (EN = 1), the measurement ADC PVDD channel can be enabled. The PVDD channel is manually enabled by setting the <u>MEAS\_ADC\_PVDD\_EN</u> bit to 1 and must be manually enabled for the DHT to operate. When the channel is enabled, it continuously measures and reports the PVDD supply voltage level over the range of 2.5V to 14.5V.

The output of the measurement ADC PVDD channel can be readback through the <u>MEAS\_ADC\_PVDD\_DATA</u> bit field, and is routed to the DHT. By default (<u>MEAS\_ADC\_PVDD\_RD\_MODE</u> = 0), the PVDD readback value is automatically updated after each conversion is completed. Setting <u>MEAS\_ADC\_PVDD\_RD\_MODE</u> to 1 places PVDD readback into manual mode. In manual mode, the readback result is updated when a 1 is written to the <u>MEAS\_ADC\_PVDD\_RD\_UPD</u> bit field. The ADC PVDD channel data read back in manual mode and the data streamed through the PCM interface is 9 bits. In the automatic mode, since the 9 bit data readback is from two registers, the LSB register is not guaranteed to be synchronous with the MSB register and can result in higher noise in automatic mode.

The lowest measured PVDD measurement result is readback through the <u>LOWEST\_PVDD\_DATA\_MSB</u> and <u>LOWEST\_PVDD\_DATA\_LSB</u> bit fields. These bit fields both automatically clear and are reset to the value of the current measurement result immediately after LSB readback is completed.

## Digital Input Class DG Amplifier with I/V Sense and Ultra-Low Quiescent Power

The PVDD channel also provides an optional lowpass IIR filter with a programmable bandwidth that scales relative to the measurement ADC sample rate. The filter is enabled with the <u>MEAS\_ADC\_PVDD\_FILT\_EN</u> bit and the bandwidth is set with the <u>MEAS\_ADC\_PVDD\_FILT\_COEFF</u> bit field.

#### Measurement ADC VBAT Channel

When the device is clocked, in the active state (EN = 1), the measurement ADC VBAT channel can be enabled. The VBAT channel is manually enabled by setting the <u>MEAS\_ADC\_VBAT\_EN</u> bit to 1 and must be manually enabled for the DHT to operate. When the channel is enabled, it continuously measures and reports the VBAT supply voltage level over the range of 2.5V to 5.5V.

The output of the measurement ADC VBAT channel can be readback through the <u>MEAS\_ADC\_VBAT\_DATA</u> bit field. By default (<u>MEAS\_ADC\_VBAT\_RD\_MODE</u> = 0), the VBAT readback value is automatically updated after each conversion is completed. Setting <u>MEAS\_ADC\_VBAT\_RD\_MODE</u> to 1 places VBAT readback into manual mode. In manual mode, the readback result is updated when a 1 is written to the <u>MEAS\_ADC\_VBAT\_RD\_UPD</u> bit field. The ADC VBAT channel data read back in manual mode and the data streamed via the PCM interface is 9 bits. In the automatic mode, since the 9 bit data readback is from two registers, the LSB register isn't guaranteed to be synchronous with the MSB register and can result in higher noise in automatic mode.

The lowest measured VBAT measurement result is readback through the <u>LOWEST\_VBAT\_DATA\_MSB</u> and <u>LOWEST\_VBAT\_DATA\_LSB</u> bit fields. These bit fields both automatically clear and are reset to the value of the current measurement result immediately after LSB readback is completed.

The VBAT channel also provides an optional lowpass IIR filter with a programmable bandwidth that scales relative to the measurement ADC sample rate. The filter is enabled with the <u>MEAS\_ADC\_VBAT\_FILT\_EN</u> bit and the bandwidth is set with the <u>MEAS\_ADC\_VBAT\_FILT\_COEFF</u> bit field.

#### **Clock and Data Monitors**

The device provides input data and external clock monitors that detect host and system level faults. The data monitor detects persistent stuck and high amplitude input signals, while the clock monitor detects external clock failures and invalid clock configurations. Upon fault detection, these monitors automatically place the device into software shutdown to stop glitches and unwanted signals at the amplifier output and speaker load.

#### **Input Data Monitor**

The device provides an optional input data monitor that is enabled by setting <u>DMON\_MAG\_EN</u> to 1 for the data magnitude monitor or <u>DMON\_STUCK\_EN</u> to 1 for the data stuck monitor. Once the data monitor is enabled, it actively monitors the selected input data (from DIN) to the speaker amplifier path anytime the device exits software shutdown (<u>EN</u> = 1) and the amplifier is enabled (<u>SPK\_EN</u> = 1). When the tone generator is enabled, the data monitor is automatically disabled.

When active, the block monitors the selected input data for the enabled data error types (data magnitude, data stuck, or both). The <u>DMON\_DURATION</u> bit field selects the duration that a data stuck or magnitude error must persist for before a data error is detected. Once a data error is detected, the data monitor automatically places the device into software shutdown (sets <u>EN</u> to 0) and generates a data monitor error interrupt (<u>DMON\_ERR\_\*</u>).

A data stuck error is detected if the input signal repeats a fixed value with a magnitude (positive or negative) that is beyond the data stuck threshold (<u>DMON\_STUCK\_THRES</u>) for longer than the data error duration (set by <u>DMON\_DURATION</u>). If the input signal repeats a fixed value for any duration with a magnitude that is within the data stuck threshold limits (such as a zero or near zero code), no data stuck error is detected.

## Digital Input Class DG Amplifier with I/V Sense and Ultra-Low Quiescent Power



Figure 27. Data Monitor Error Generation due to Input Data Stuck Error Detection

A data magnitude error is detected if the input signal magnitude (positive or negative) is beyond the data magnitude threshold (set by <u>DMON\_MAG\_THRES</u>) for longer than the data error duration (set by <u>DMON\_DURATION</u>).



Figure 28. Monitor Error Generation due to Input Data Magnitude Error Detection

#### **Clock Monitor**

The device provides an optional clock monitor that is enabled by setting <u>CMON\_EN</u> to 1. Once enabled, it actively monitors the input BCLK and LRCLK anytime the device exits software shutdown (<u>EN</u> = 1). When the tone generator is enabled, the clock monitor is automatically disabled. When active, the clock monitor detects clock activity, clock frequency, and frame timing (clock ratio). If faults are detected, the clock monitor automatically places the device into software shutdown and generates a clock error interrupt (<u>CLK ERR</u> \*).

The clock monitor operates in automatic mode when <u>CMON\_AUTORESTART\_EN</u> = 1, and manual mode when <u>CMON\_AUTORESTART\_EN</u> = 0. In automatic mode, when a clock error places the device into software shutdown, the global enable bit (<u>EN</u>) is not changed (remains 1), and the device automatically recovers from all clock errors. In automatic mode, both clock error (<u>CLK\_ERR\_\*</u>) and clock recovery (<u>CLK\_RECOVER\_\*</u>) interrupts are generated in pairs (a clock recovery interrupt is not possible until after a clock error has occurred).

In manual mode, when a clock error places the device into software shutdown, the global enable bit (<u>EN</u>) is set to 0. Clock recovery (<u>CLK\_RECOVER\_\*</u>) interrupts are never generated in manual mode, and the device remains in software shutdown until the host sets <u>EN</u> back to 1. Once the device is re-enabled (<u>EN</u> set to 1), the clock monitor is active and detects any new (or persisting) clock errors. If a clock error is detected, the device returns to software shutdown (<u>EN</u> = 0), and a new clock error interrupt (<u>CLK\_ERR\_\*</u>) is generated.

## Digital Input Class DG Amplifier with I/V Sense and Ultra-Low Quiescent Power

Clock errors are fault conditions, and audible glitches can occur on clock monitor based transitions into and out of software shutdown. When the clock monitor is enabled, no false clock error or clock recovery interrupts are generated when the host software transitions the device normally into and out of software shutdown.

#### **Clock Activity and Frequency Detection**

When the clock monitor is enabled, the bit clock (BCLK) and frame clock (LRCLK) frequencies are monitored. The expected LRCLK frequency is equal to the PCM sample rate (<u>PCM\_SR</u>). The expected BCLK frequency is based on the BCLK to LRCLK ratio (<u>PCM\_BSEL</u>) relative to the PCM sample rate (<u>PCM\_SR</u>).

The current frequency of each clock is measured relative to (and once per interval of) the programmed frame period (as set by <u>PCM\_SR</u>). A clock frequency error is detected when the measured clock frequencies differ from programmed clock frequencies (faster or slower) by more than the frequency error threshold (<u>45% typical</u>). If either clock stops high or low, the frequency measurement result allows detection of the clock stop event.

The <u>CMON\_ERRTOL</u> bit field sets the clock frequency error tolerance. The tolerance is the required number of consecutive frame clock periods (<u>PCM\_SR</u>) with an incorrect clock frequency before a clock error is generated. If the error persists for the selected number of frame periods, a clock error interrupt (<u>CLK\_ERR\_\*</u>) is generated, and the device is placed into software shutdown.

In automatic mode, the <u>CMON\_ERRTOL</u> bit field also sets the number of consecutive frame clock periods with no clock frequency errors (LRCLK or BCLK) that are required for automatic restart to occur. Once the selected number of consecutive error free frames are detected, a clock recovery interrupt (<u>CLK\_RECOVER\_\*</u>) is generated and the device automatically exits software shutdown.

In manual mode, no clock recovery interrupts are generated. The clock monitor remains disabled and the device remains in software shutdown until the host software sets <u>EN</u> back to 1.



Figure 29. Clock Monitor LRCLK Rate Error Example with CMON\_ERRTOL = 0x1

### **Clock Frame Error Detection**

When the clock monitor is enabled, the bit clock (BCLK) to frame clock (LRCLK) ratio is monitored. The clock monitor counts the number of BCLK periods per frame (LRCLK period), and then compares the count to the configured clock ratio (*PCM\_BSEL*). In addition, in I<sup>2</sup>S and left-justified (LJ) modes, the clock monitor verifies the LRCLK duty cycle by checking that the number of BCLK periods per channel is equal. In TDM mode, data transport is synchronized to the active frame clock (LRCLK) edge, so no duty cycle restrictions are enforced.

A frame error is detected in each frame where the monitored clock ratio (and duty cycle in I<sup>2</sup>S and LJ modes) differs from the configured settings. The <u>CMON\_BSELTOL</u> bit field sets the number of consecutive frames with frame errors that are required before a clock error interrupt is generated (<u>CLK\_ERR\_\*</u>) and the device is placed into software shutdown.

In automatic mode, the <u>CMON\_BSELTOL</u> bit field also sets the number of consecutive frames with no frame errors that are required for automatic restart to occur. Once the selected number of consecutive error free frames are detected, a clock recover interrupt (<u>CLK\_RECOVER\_\*</u>) is generated and the device automatically exits software shutdown.

In manual mode, no clock recovery interrupts are generated. The clock monitor remains disabled and the device remains in software shutdown until the host software sets <u>EN</u> back to 1.

# Digital Input Class DG Amplifier with I/V Sense and Ultra-Low Quiescent Power



Figure 30. Clock Monitor Framing Error Example in TDM Mode with PCM\_BSEL = 0x6 and CMON\_BSELTOL = 0x0

### **Thermal Protection**

When the device is active, the measurement ADC thermal channel is automatically enabled and monitors die temperature to ensure that it does not exceed the configured thermal thresholds. Interrupt registers are provided so that the device can notify the host when the die temperature crosses the thermal-warning threshold, the thermal-shutdown threshold, or when thermal foldback starts and stops.

### Thermal Warning and Thermal Shutdown Configuration

The thermal-warning threshold is configured by the <u>THERMWARN\_THRESH[5:0]</u> bit field and the thermal-shutdown threshold is configured by the <u>THERMSHDN\_THRESH[5:0]</u> bit field. When die temperature is decreasing, hysteresis is applied to both thresholds. The temperature hysteresis is configured by the <u>THERM\_HYST</u> bit field.

### Thermal Shutdown Recovery Configuration

The device thermal-shutdown-recovery behavior is determined by the state of <u>THERM\_AUTORESTART\_EN</u> bit. When the <u>THERM\_AUTORESTART\_EN</u> bit is set to 0, the thermal-shutdown recovery is in manual mode. In manual mode, when the die temperature exceeds the thermal-shutdown threshold, an interrupt is generated and the amplifier output is automatically disabled. Once the die temperature drops below the thermal-shutdown minus the hysteresis, and warning thresholds minus the hysteresis, the appropriate interrupts are generated to notify the host. In addition, once the die temperature drops below the thermal-warning threshold minus the hysteresis, the device is placed into software shutdown (<u>EN</u> is set to 0) and remains in that state until the host manually re-enables the device.

When the <u>THERM AUTORESTART\_EN</u> bit is set to 1, the thermal-shutdown recovery is in automatic mode. In automatic mode, when the die temperature exceeds the thermal-shutdown threshold, an interrupt is generated and the amplifier is automatically disabled. Once the die temperature drops below the thermal-shutdown threshold minus the hysteresis, an interrupt is generated but the amplifier remains disabled. When the temperature drops below the thermal-warning threshold minus the hysteresis, another interrupt is generated and (unlike manual mode) the amplifier is then automatically re-enabled.

### **Thermal Foldback**

The device features thermal foldback to allow for a smoother audio response to high temperature events. Thermal foldback is enabled by setting the <u>THERMFB\_EN</u> bit to 1. Once enabled, when the die temperature exceeds the configured thermal-warning threshold (+120°C by default), an interrupt is generated (<u>THERMFB\_BGN\_\*</u>) and attenuation is applied to the speaker amplifier path. As the die temperature increases, the level of attenuation also increases proportionally up to a maximum level of -12dB (unless the thermal-shutdown threshold is exceeded first). Likewise, as die temperature decreases (including hysteresis and hold time), the applied attenuation also proportionally decreases. The slope of the thermal-foldback attenuation is programmed with the <u>THERMFB\_SLOPE</u> bit field.

When thermal foldback is active, the attack time for a gain change can be a maximum of 2 samples. Additionally, there is up to a 7 sample delay in the signal path attenuation due to the group delay of the amplifier. The attenuation release rate (for decreasing temperature) is programmable and is configured with the <u>THERMFB\_RLS</u> bit field. When the die

# Digital Input Class DG Amplifier with I/V Sense and Ultra-Low Quiescent Power

temperature starts to decrease and drops below the maximum temperature minus the programmed hysteresis level, the attenuation starts to release after the programmed hold time (set with the <u>THERMFB\_HOLD</u> bit field, thermal foldback settings) and then the interrupt (<u>THERMFB\_END\_\*</u>) is generated.

### **Tone Generator**

The device includes a tone generator, which when enabled (using the <u>TONE\_EN</u> bit field), replaces the PCM interface as the input source to the speaker playback path. When the tone generator is enabled, both it and the speaker playback path operates without the need for any external clocks.

The tone generator output is configured to generate sine wave or DC tones (using the <u>TONE\_CONFIG</u> bit field).

The tone generator can create sine waves with either a 1kHz fixed frequency or a variable sample rate dependent frequency. When a sample rate based sinewave output is selected, the tone generator output frequency is set by the playback sample rate setting ( $PCM\_SR$ ) divided by the selected ratio (as set by  $TONE\_CONFIG$ ). For the playback sample rate of 44.1kHz and its multiples, the tone generator output frequency can vary by up to 9%. The tone generator supports all available sample rate settings ( $PCM\_SR$ ). The amplitude of the output sine wave relative to full-scale is selected with the  $TONE\_AMPLITUDE$  bit field

The tone generator can output either a fixed or a programmable DC output level (as set by <u>TONE\_CONFIG</u>). Fixed DC output levels of zero code, positive half-scale, and negative half-scale are provided for quick configuration. If the programmable DC output level is selected (<u>TONE\_CONFIG</u>), the DC level is configured as a signed two's complement value with the <u>TONE\_DC</u> bit field.

### Interchip Communication

The device features an interchip communication (ICC) interface that uses a shared data bus to facilitate synchronized speaker amplifier path attenuation adjustments across groups of devices. Depending on the configuration, the ICC interface can synchronize DHT attenuation, thermal foldback, or both. Each device in a given group transmits one channel of data, and receives the data channels of all grouped devices. Grouped devices then apply (assuming both are enabled) the overall lowest DHT attenuation target and the highest measured temperature (for thermal foldback) reported by any device in the group.

### ICC Operation and Data Format

The bidirectional ICC bus is used to synchronize the responses of grouped devices. To create the ICC bus, the ICC interface pins of each device are externally connected together (whether or not the devices are in the same group). The ICC bus operates with the same clock sources and data format configuration as the PCM interface data input (DIN), and can support a maximum of 16 channels. For a given valid PCM interface configuration, the number of available ICC data channels per frame is calculated as follows (based on the <u>PCM\_CHANSZ</u>, <u>PCM\_BSEL</u>, and <u>PCM\_FORMAT</u> settings):

Number of Available Data Input Channels = BCLK to LRCLK Ratio/Channel Length

The ICC interface is disabled when both the ICC data transmit output ( $\underline{ICC_TX_EN}$ ) and the ICC data link ( $\underline{ICC_LINK_EN}$ ) is disabled. To enable the ICC interface, both  $\underline{ICC_TX_EN}$  and  $\underline{ICC_LINK_EN}$  must be set to 1. It is illegal to set these controls to different values, and both must always be set to the same state (either enabled or disabled). Once the ICC link and data transmit is enabled, the ICC data output channel is assigned with the  $\underline{ICC_TX_DEST}$  bit field. The ICC pin is Hi-Z during all other data channels, and can be configured (with the  $\underline{ICC_RX_CHn_EN}$  bits) to accept data from the output data channels of grouped devices.

The transmitted ICC data is always the same size as the configured PCM data input word size (as set by <u>PCM\_CHANSZ</u>). When a 16-bit data word is selected, the ICC data word is not long enough to synchronize both DHT and thermal foldback. In this case, the <u>ICC\_DATA\_SEL</u> bit is used to choose whether the DHT function or thermal foldback function is synchronized. When a 24- or 32-bit data word size is selected, ICC can synchronize both DHT and thermal foldback across a given group. In these cases, the <u>ICC\_DATA\_SEL</u> bit has no effect. Active ICC data channels always contain ICC data words followed by zero padding bit up to the ICC data channel length (which is equal to PCM input data channel length). If DHT or thermal foldback is disabled for any given group, then the transmitted ICC data for the disabled function(s) is always zero code.

## Digital Input Class DG Amplifier with I/V Sense and Ultra-Low Quiescent Power

### **Multiamplifier Grouping**

The ICC interface allows multiple devices to be grouped so that DHT, thermal foldback, or both can be synchronized. The receive channel enables ( $ICC\_RX\_CHn\_EN$ ) are used to define groups. A given device monitors all selected channels (when  $ICC\_RX\_CHn\_EN$  = 1, and n denotes the channel number) on the ICC data bus. The configured set of receive channels must also include the assigned transmit channel (as set by  $ICC\_TX\_DEST$ ) for any given device. Each device in a given group must have identical settings for all ICC receive channel enables ( $ICC\_RX\_CHn\_EN$ ). Furthermore, all devices in the same group must have identical DHT, thermal protection, and thermal foldback settings to achieve a synchronized response across the group. The behavior of a group as a whole is undefined if any given device in a group has different settings.

The ICC bus can support a maximum of 16 data channels. The minimum size of a group is two devices, and as a result, the maximum number of concurrent groups on a single ICC bus is eight. A group can contain as many as 16 devices, but then only a single group is possible on a single ICC bus.

#### **ICC Multi-Group Example**

Consider a system design that includes four devices that require DHT synchronization, and that two distinct groups of two devices each (with different DHT settings) must share a single ICC bus. The PCM interface (and thus ICC bus) is configured in TDM mode 1 with four 16-bit data channels available. One possible configuration (among many) is to assign devices 1 and 3 to the first group (denoted group A), and to assign devices 2 and 4 to a second group (denoted group B).

To configure group A, both devices 1 and 3 are set to monitor channels 0 and 2 by programming  $\underline{ICC RX CH0 EN} = 1$  and  $\underline{ICC RX CH2 EN} = 1$  on both devices (all other ICC receive bit fields are 0). Device 1 transmits on channel 0 ( $\underline{ICC TX DEST} = 0x0$ ) and device 3 transmits on channel 2 ( $\underline{ICC TX DEST} = 0x2$ ).

To configure group B, both devices 2 and 4 are set to monitor channels 1 and 3 by programming  $\underline{ICC_RX\_CH1\_EN} = 1$  and  $\underline{ICC_RX\_CH3\_EN} = 1$  on both devices (all other ICC receive bit fields are 0). Device 2 transmits on channel 1 ( $\underline{ICC_TX\_DEST} = 0x1$ ) and device 4 transmits on channel 3 ( $\underline{ICC_TX\_DEST} = 0x3$ ).

Since the ICC channel length and data word size is limited to 16-bits, the <u>ICC\_DATA\_SEL</u> bit field in all 4 devices must be set to 0 to select DHT target attenuation synchronization. Finally, on all 4 devices, set <u>ICC\_LINK\_EN</u> = 1 and <u>ICC\_TX\_EN</u> = 1 to enable the ICC interfaces.

# Digital Input Class DG Amplifier with I/V Sense and Ultra-Low Quiescent Power



Figure 31. ICC Multi-Group Example with 2 Groups and 4 Total Devices

### **ICC Timing**

Figure 32 shows timing for BCLK and ICC. See the *Electrical Characteristics* table for more details.



Figure 32. PCM Interface Timing/Interchip Communication—ICC Timing Diagram

### I<sup>2</sup>C Serial Interface

The I<sup>2</sup>C serial control interface is activated when the device detects a valid I<sup>2</sup>C start condition at the I2C1 and I2C2 pins. The I2C1 and I2C2 pins can each act as either SCL or SDA respectively, and the start condition configures the device address and state of each pin. After the first I<sup>2</sup>C transaction, the I<sup>2</sup>C interface configuration should remain fixed.
# Digital Input Class DG Amplifier with I/V Sense and Ultra-Low Quiescent Power

#### **Slave Address**

The slave address is defined as the seven most significant bits (MSBs) followed by the read/write bit. The seven most significant bits are programmable through the ADDR connection, and the required I2C1 and I2C2 connections for each address are shown. The device does not communicate if ADDR is unconnected. Setting the read/write bit to 1 configures the device for read mode. Setting the read/write bit to 0 configures the device for write mode. The address is the first byte of information sent to the IC after the START condition.

### Table 9. I<sup>2</sup>C Slave Address

I2C1	12C2	ADDR CONNECTION	I <sup>2</sup> C SLAVE ADDRESS (BINARY)	I <sup>2</sup> C WRITE ADDRESS (BINARY)	I <sup>2</sup> C READ ADDRESS (BINARY)
SDA	SCL	Connected to DVDDIO	0111000x	01110000	01110001
SDA	SCL	Connected to GND	0111001x	01110010	01110011
SDA	SCL	Connected to SDA	0111010x	01110100	01110101
SDA	SCL	Connected to SCL	0111011x	01110110	01110111
SCL	SDA	Connected to DVDDIO	0111100x	01111000	01111001
SCL	SDA	Connected to GND	0111101x	01111010	01111011
SCL	SDA	Connected to SDA	0111110x	01111100	01111101
SCL	SDA	Connected to SCL	0111111x	0111110	01111111

The IC features an I<sup>2</sup>C/SMBus<sup>™</sup>-compatible, 2-wire serial interface consisting of a serial data line (SDA) and a serial clock line (SCL). SDA and SCL facilitate communication between the IC and the master at clock rates up to 1MHz.

Figure 33 shows the 2-wire interface timing diagram. The master generates SCL and initiates data transfer on the bus. The master device writes data to the IC by transmitting the proper slave address followed by two register address bytes (most significant byte first) and then the data word. Each transmit sequence is framed by a START (S) or REPEATED START (Sr) condition and a STOP (P) condition. Each word transmitted to the IC is 8 bits long and is followed by a series of nine SCL pulses. A master reading data from the IC transmits the proper slave address followed by a series of nine SCL pulses. The IC transmits data on SDA in sync with the master-generated SCL pulses. The master acknowledges receipt of each byte of data. Each read sequence is framed by a START (S) or REPEATED START (Sr) condition, a not acknowledge, and a STOP (P) condition. SDA operates as both an input and an open-drain output. A pullup resistor, typically greater than  $500\Omega$ , is required on SDA. SCL operates only as an input. A pullup resistor, typically greater than  $500\Omega$ , is required on SDA and SCL are optional. Series resistors protect the digital inputs of the IC from high voltage spikes on the bus lines and minimize crosstalk and undershoot of the bus signals.



Figure 33. I<sup>2</sup>C Interface Timing Diagram

# Digital Input Class DG Amplifier with I/V Sense and Ultra-Low Quiescent Power

#### **Bit Transfer**

One data bit is transferred during each SCL cycle. The data on SDA must remain stable during the high period of the SCL pulse. Changes in SDA while SCL is high are control signals (see the <u>START and STOP Conditions</u> section).

#### **START and STOP Conditions**

SDA and SCL idle high when the bus is not in use. A master initiates communication by issuing a START condition. A START condition is a high-to-low transition on SDA with SCL high. A STOP condition is a low-to-high transition on SDA while SCL is high. A START condition from the master signals the beginning of a transmission to the IC. The master terminates transmission and frees the bus by issuing a STOP condition. The bus remains active if a REPEATED START condition is generated instead of a STOP condition.



Figure 34. I<sup>2</sup>C START, STOP, and REPEATED START Conditions

### **Early STOP Conditions**

The IC recognizes a STOP condition at any point during data transmission except if the STOP condition occurs in the same high pulse as a START condition. For proper operation, do not send a STOP condition during the same SCL high pulse as the START condition.

#### Acknowledge

The acknowledge bit (ACK) is a clocked 9th bit that the IC uses to handshake receipt of each byte of data when in write mode. The IC pulls down SDA during the entire master-generated 9th clock pulse if the previous byte is successfully received. Monitoring ACK allows for detection of unsuccessful data transfers. An unsuccessful data transfer occurs if a receiving device is busy or if a system fault has occurred. In the event of an unsuccessful data transfer, the bus master retries communication. The master pulls down SDA during the 9th clock cycle to acknowledge receipt of data when the IC is in read mode. An acknowledge is sent by the master after each read byte to allow data transfer to continue. A not-acknowledge is sent when the master reads the final byte of data from the IC, followed by a STOP condition.

# Digital Input Class DG Amplifier with I/V Sense and Ultra-Low Quiescent Power



Figure 35. I<sup>2</sup>C Acknowledge

#### Write Data Format

A write to the IC includes transmission of a START condition, the slave address with the R/W bit set to 0, two bytes of data to configure the internal register address pointer, one or more bytes of data, and a STOP condition.

The slave address with the R/W bit set to 0 indicates that the master intends to write data to the IC. The IC acknowledges receipt of the address byte during the master-generated 9th SCL pulse.

The second and third bytes transmitted from the master configure the ICs internal register address pointer. The pointer tells the IC where to write the next byte of data. An acknowledge pulse is sent by the IC upon receipt of the address pointer data.

The third byte sent to the IC contains the data that is written to the chosen register. An acknowledge pulse from the IC signals receipt of the data byte. The address pointer auto increments to the next register address after each received data byte. This auto-increment feature allows a master to write to sequential registers within one continuous frame. The master signals the end of transmission by issuing a STOP condition.



Figure 36. I<sup>2</sup>C Writing One Byte of Data to the Slave

# Digital Input Class DG Amplifier with I/V Sense and Ultra-Low Quiescent Power



Figure 37. I<sup>2</sup>C Writing n-Bytes of Data to the Slave

### **Read Data Format**

Sending the slave address with the R/W bit set to 1 to initiate a read operation. The IC acknowledges receipt of its slave address by pulling SDA low during the 9th SCL clock pulse. A START command followed by a read command resets the address pointer to register 0x2000.

The first byte transmitted from the IC is the content of register 0x00. Transmitted data is valid on the rising edge of SCL. The address pointer auto-increments after each read data byte. This auto-increment feature allows all registers to be read sequentially within one continuous frame. A STOP condition can be issued after any number of read data bytes. If a STOP condition is issued followed by another read operation, the first data byte to be read is from register 0x00.

The address pointer can be preset to a specific register before a read command is issued. The master presets the address pointer by first sending the ICs slave address with the R/W bit set to 0 followed by the two byte register address. A REPEATED START condition is then sent followed by the slave address with the R/W bit set to 1. The IC then transmits the contents of the specified register. The address pointer auto-increments after transmitting the first byte.

The master acknowledges receipt of each read byte during the acknowledge clock pulse. The master must acknowledge all correctly received bytes except the last byte. The final byte must be followed by a not acknowledge from the master and then a STOP condition.



Figure 38. I<sup>2</sup>C Reading One Byte of Data from the Slave



Figure 39. I<sup>2</sup>C Reading n-Bytes of Data from the Slave

# Digital Input Class DG Amplifier with I/V Sense and Ultra-Low Quiescent Power

### I<sup>2</sup>C Register Map

#### **Control Bit Field Types and Write Access Restrictions**

The device control bit fields fall into one of three basic types: read, write, or read and write. There are no read restrictions, and any read enabled bit field can be read back anytime the I<sup>2</sup>C control interface is active. There are however write restrictions, and every write enabled bit field falls into one of two write access subtypes.

The first write access subtype is dynamic. Dynamic bit fields effectively have no write access restrictions, and can be safely changed (written) in any device state where the  $l^2C$  control interface is active. The second bit field access subtype is restricted. Restricted bit fields should only be changed (written) when the related functional block (as shown in <u>Table 10</u>) is powered down.

If the write access is restricted to the global enable (restrictions EN and ENL), then the restricted bit field should only be changed (written) when the device is in software-shutdown. As a form of system protection, write access to some critical global enable restricted bit fields (ENL) is locked out by the hardware when the device is not in the software-shutdown state. Attempting to change (write to) these locked restricted bit fields when the device is not in the software-shutdown state has no effect (read-access is still allowed).

The bit field type and write access subtype is provided for every bit field in the detailed register description tables. For all bit fields with the restricted subtype, the dependency is also denoted in the "RES" column.

<u>Table 10</u> provides a detailed description of all device register types, access subtypes, and restriction dependencies that are used by this device. The write access restrictions describe the specific device condition(s) that should be met (and the corresponding bit field settings) before the system attempts to change (write to) bit fields with that restriction type.

BIT FIELD	WRITE	WRITE ACCESS RESTRICTIONS		"RES"
TYPE	ACCESS	DESCRIPTION	CONDITION	SYMBOL
Read	Read Only	_	_	_
	Dynamic	_	_	—
		Device in Software Shutdown	EN = 0	EN
		Write Access Locked Out by Hardware Unless the Device is in Software Shutdown	EN = 0	ENL
		Speaker Amplifier Output and Feedback Disabled	SPK_EN = 0 and SPK_FB_EN = 0	SPK
		Voltage and Current Sense ADCs Disabled	IVADC_V_EN = 0 and IVADC_I_EN = 0	IVS
Write		Thermal Foldback Disabled	THERMFB_EN = 0	TFB
or Read/ Write	Restricted	Noise Gate Disabled	NOISEGATE_EN = 0	NG
		Dynamic Headroom Tracking Disabled	DHT_EN = 0	DHT
		PCM Interface Data Input and Output Disabled	PCM_RX_EN = 0 and PCM_TX_EN = 0	РСМ
		PCM Data Output Disabled	PCM_TX_EN = 0	TXEN
		IRQ Bus Output Disabled	IRQ_EN = 0	IRQ
		Interchip Communication (ICC) Interface Disabled	ICC_LINK_EN = 0 and ICC_TX_EN = 0	ICC

### Table 10. Control Bit Types and Write Access Restrictions

# Digital Input Class DG Amplifier with I/V Sense and Ultra-Low Quiescent Power

## **Register Map**

### MAX98395 Register Map

ADDRESS	NAME	MSB							LSB
Reset									
0x2000	Software Reset[7:0]	_	_	_	_	_	_	_	RST
Interrupts		1		I	1	I	1	1	1
0x2001	Interrupt Raw 1[7:0]	THERM SHDN_B GN_RA W	THERM SHDN_E ND_RA W	THERM WARN_ BGN_RA W	THERM WARN_ END_RA W	THERMF B_BGN_ RAW	THERMF B_END_ RAW	OTP_FAI L_RAW	SPK_OV C_RAW
0x2002	Interrupt Raw 2[7:0]	-	-	INT_SPK MON_E RR_RA W	INT_CLK _ERR_R _AW	-	CLK_RE COVER_ RAW	CLK_ER R_RAW	DMON_ ERR_RA W
0x2003	Interrupt Raw 3[7:0]	_	-	PWRUP _DONE_ RAW	PWRDN _DONE_ RAW	PVDD_U VLO_SH DN_RA W	VBAT_U VLO_SH DN_RA W	DHT_AC TIVE_B GN_RA W	DHT_AC TIVE_EN D_RAW
0x2006	Interrupt State 1[7:0]	THERM SHDN_B GN_STA TE	THERM SHDN_E ND_STA TE	THERM WARN_ BGN_ST ATE	THERM WARN_ END_ST ATE	THERMF B_BGN_ STATE	THERMF B_END_ STATE	OTP_FAI L_STAT E	SPK_OV C_STAT E
0x2007	Interrupt State 2[7:0]	_	_	INT_SPK MON_E RR_STA TE	INT_CLK _ERR_S TATE	_	CLK_RE COVER_ STATE	CLK_ER R_STAT E	DMON_ ERR_ST ATE
0x2008	Interrupt State 3[7:0]	-	_	PWRUP _DONE_ STATE	PWRDN _DONE_ STATE	PVDD_U VLO_SH DN_STA TE	VBAT_U VLO_SH DN_STA TE	DHT_AC TIVE_B GN_STA TE	DHT_AC TIVE_EN D_STAT E
0x200B	Interrupt Flag 1[7:0]	THERM SHDN_B GN_FLA G	THERM SHDN_E ND_FLA G	THERM WARN_ BGN_FL AG	THERM WARN_ END_FL AG	THERMF B_BGN_ FLAG	THERMF B_END_ FLAG	OTP_FAI L_FLAG	SPK_OV C_FLAG
0x200C	Interrupt Flag 2[7:0]	_	_	INT_SPK MON_E RR_FLA G	INT_CLK _ERR_F LAG	_	CLK_RE COVER_ FLAG	CLK_ER R_FLAG	DMON_ ERR_FL AG
0x200D	Interrupt Flag 3[7:0]	_	_	PWRUP _DONE_ FLAG	PWRDN _DONE_ FLAG	PVDD_U VLO_SH DN_FLA G	VBAT_U VLO_SH DN_FLA G	DHT_AC TIVE_B GN_FLA G	DHT_AC TIVE_EN D_FLAG
0x2010	Interrupt Enable 1[7:0]	THERM SHDN_B GN_EN	THERM SHDN_E ND_EN	THERM WARN_ BGN_EN	THERM WARN_ END_EN	THERMF B_BGN_ EN	THERMF B_END_ EN	OTP_FAI L_EN	SPK_OV C_EN
0x2011	Interrupt Enable 2[7:0]	_	_	INT_SPK MON_E RR_EN	INT_CLK _ERR_E N	_	CLK_RE COVER_ EN	CLK_ER R_EN	DMON_ ERR_EN

ADDRESS	NAME	MSB							LSB	
0x2012	Interrupt Enable 3[7:0]	-	-	PWRUP _DONE_ EN	PWRDN _DONE_ EN	PVDD_U VLO_SH DN_EN	VBAT_U VLO_SH DN_EN	DHT_AC TIVE_B GN_EN	DHT_AC TIVE_EN D_EN	
0x2015	Interrupt Flag Clear 1[7:0]	THERM SHDN_B GN_CLR	THERM SHDN_E ND_CLR	THERM WARN_ BGN_CL R	THERM WARN_ END_CL R	THERMF B_BGN_ CLR	THERMF B_END_ CLR	OTP_FAI L_CLR	SPK_OV C_CLR	
0x2016	Interrupt Flag Clear 2[7:0]	_	-	INT_SPK MON_E RR_CLR	NT_SPK INT_CLK MON_E _ERR_C RR CLR LR		CLK_RE COVER_ CLR	CLK_ER R_CLR	DMON_ ERR_CL R	
0x2017	Interrupt Flag Clear 3[7:0]	-	-	PWRUP _DONE_ CLR	PWRDN _DONE_ CLR	PVDD_U VLO_SH DN_CLR	VBAT_U VLO_SH DN_CLR	DHT_AC TIVE_B GN_CLR	DHT_AC TIVE_EN D_CLR	
0x201F	IRQ Control[7:0]	-	-	-	-	-	IRQ_MO DE	IRQ_PO L	IRQ_EN	
Thermal Pro	otection									
0x2020	Thermal Warning Threshhold[7:0]	-	-		TH	ERMWARN	_THRESH[	5:0]		
0x2021	Thermal Shutdown Threshold[7:0]	_	_		TH	HERMSHDN_THRESH[5:0]				
0x2022	Thermal Hysteresis[7:0]	-	-	-	– – – – THERM_HYST					
0x2023	Thermal Foldback Settings[7:0]	-	-	THERMFB_HOLD[1: 0] THERMFB_RLS[1:				THERMFB_SLOPE[ 1:0]		
0x2027	<u>Thermal Foldback</u> Enable[7:0]	-	-	-			-	-	THERMF B_EN	
Noise Gate										
0x2030	Noise Gate Control[7:0]	NG		_THRESH[3	3:0]	N	IG_MUTE_	THRESH[3:0	0]	
0x2033	Noise Gate Enables[7:0]	_	_	_	_	_	_	_	NOISEG ATE_EN	
Clock and I	Data Monitor Control									
0x2038	Clock Monitor Control[7:0]	-	СМО	N_BSELTO	L[2:0]	CMON_ERRTOL[2:0]				
0x2039	Data Monitor Control[7:0]	-	-	DMON_M S[1	AG_THRE I:0]	DMON_STUCK_TH DMON_DURATIO RES[1:0] 1:0]				
0x203F	Enable Controls[7:0]	-	-	-	-	SPKMO N_EN	DMON_ MAG_E N	DMON_ STUCK_ EN	CMON_ EN	
PCM Regist	ters									
0x2040	Pin Config[7:0]	LV_EN_	DRV[1:0]	ICC_D	RV[1:0]	IRQ_DRV[1:0] DOUT_DRV[1:0]				
0x2041	PCM Mode Config[7:0]	PCM_CH	ANSZ[1:0]	PCN	I_FORMAT	T[2:0] PCM_TX _INTERL EAVE PCM_C HANSEL _EXT _HI			PCM_TX _EXTRA _HIZ	
0x2042	PCM Clock Setup[7:0]	-	-	-	PCM_BC LKEDGE	PCM_BSEL[3:0]				
0x2043	PCM Sample Rate Setup 1[7:0]		IVADC_	_SR[3:0]		PCM_SR[3:0]				

ADDRESS	NAME	MSB							LSB	
0x2044	PCM RX Source[7:0]	-	-	-	-	F	CM_DAC_S	SOURCE[3:	0]	
0x2045	PCM TX Control 1[7:0]	-	-			PCM_VMO	V_SLOT[5:0	]		
0x2046	PCM TX Control 2[7:0]	-	_			PCM_IMON	I_SLOT[5:0]			
0x2047	PCM TX Control 3[7:0]	_	_			PCM_PVD	D_SLOT[5:0]	]		
0x2048	PCM TX Control 4[7:0]	_	_			PCM_VBA1	_SLOT[5:0]			
0x2049	PCM TX Control 5[7:0]	_	_		P	CM_DHT_A	TN_SLOT[5	:0]		
0x204A	PCM TX Control 6[7:0]	_	_		Р	CM_STATU	JS_SLOT[5:	0]		
0x204B	PCM TX Control 7[7:0]	_	_		PCM	_DSP_MON	IITOR_SLO	T[5:0]		
0x204C	PCM Tx HiZ Control 1[7:0]			P	CM_TX_SL	DT_HIZ[63:	56]			
0x204D	PCM Tx HiZ Control 2[7:0]			P	CM_TX_SL	DT_HIZ[55:4	48]			
0x204E	PCM Tx HiZ Control 3[7:0]			P	CM_TX_SLO	DT_HIZ[47:4	40]			
0x204F	PCM Tx HiZ Control 4[7:0]			P	CM_TX_SLO	DT_HIZ[39::	32]			
0x2050	PCM Tx HiZ Control 5[7:0]		PCM_TX_SLOT_HIZ[31:24]							
0x2051	PCM Tx HiZ Control6[7:0]	PCM_TX_SLOT_HIZ[23:16]								
0x2052	PCM Tx HiZ Control 7[7:0]	PCM_TX_SLOT_HIZ[15:8]								
0x2053	PCM Tx HiZ Control 8[7:0]	PCM_TX_SLOT_HIZ[7:0]								
0x205D	PCM TX Source Enables[7:0]	-	PCM_ST ATUS_E N	PCM_D HT_ATN _EN	PCM_VB AT_EN	PCM_PV DD_EN	PCM_DS PMONIT OR_EN	PCM_IM ON_EN	PCM_V MON_E N	
0x205E	PCM Rx Enables[7:0]	-	-	-	_	_	-	-	PCM_RX _EN	
0x205F	PCM Tx Enables[7:0]	-	-	-	_	_	_	-	PCM_TX _EN	
Interchip Co	ommunication									
0x2070	ICC Rx Enables A[7:0]	ICC_RX _CH7_E N	ICC_RX _CH6_E N	ICC_RX _CH5_E N	ICC_RX _CH4_E N	ICC_RX _CH3_E N	ICC_RX _CH2_E N	ICC_RX _CH1_E N	ICC_RX _CH0_E N	
0x2071	ICC Rx Enables B[7:0]	ICC_RX _CH15_ EN	ICC_RXICC_RXICC_RXICC_RXICC_RXICC_RXICC_RXICC_RX_CH15CH14CH13CH12CH11CH10CH9_E_CH8_EENENENENENNN							
0x2072	ICC Tx Control[7:0]	_	-	_	ICC_DA TA_SEL		ICC_TX_I	DEST[3:0]		
0x207F	ICC Enables[7:0]	-	_	ICC_LIN ICC_TX						
Tone Gener	ator Control	·			·		·	·		
0x2083	Tone Generator and DC Config[7:0]	_	_	TONE_AM 1:	1PLITUDE[ :0]		TONE_CC	DNFIG[3:0]		
0x2084	Tone Generator DC Level 1[7:0]			TONE_DC[23:16]						

ADDRESS	NAME	MSB					LSB			
0x2085	Tone Generator DC Level 2[7:0]				TONE_I	DC[15:8]				
0x2086	Tone Generator DC Level 3[7:0]				TONE_	DC[7:0]				
0x2087	Tone Generator Clock Control[7:0]	-	-	-	-	-	-	-	REF_CL K_SEL	
0x208F	Tone Generator Enable[7:0]	-	-	-	-	-	-	-	TONE_E N	
Speaker Pa	th Control									
0x2090	AMP volume control[7:0]	-		SPK_VOL[6:0]						
0x2091	AMP Path Gain[7:0]		SPK_G	AIN[3:0]			SPK_GAIN	I_MAX[3:0]		
0x2092	AMP DSP Config[7:0]	_	_	SPK_SA FE_EN	SPK_VO L_RMPD N_BYPA SS	SPK_VO SPK_VO L_RMPD L_RMPU SPK_IN SPK_DIT SPI N_BYPA P_BYPA VERT H_EN BLI SS SS				
0x2093	SSM Configuration[7:0]	_	_	_	_	- SPK_SS SPK_SSM_MOD_INDEX				
0x2094	<u>SPK Class DG</u> Threshold[7:0]	-	-	_	SPK_DG_THRES[4:0]					
0x2095	<u>SPK Class DG</u> <u>Headroom[7:0]</u>	_	-	SPK_DG	_SEL[1:0]	] SPK_DG_HEADROOM[3:0]				
0x2096	<u>SPK Class DG Hold</u> <u>Time[7:0]</u>	-	-	_	-	SPK_DG_HOLD_TIME[3:0]				
0x2097	<u>SPK Class DG</u> <u>Delay[7:0]</u>	-	-			SPK_DG_[	DELAY[5:0]			
0x2098	<u>SPK Class DG</u> Mode[7:0]	-	-	-	-	-	-	SPK_M	ODE[1:0]	
0x2099	<u>SPK Class DG VBAT</u> Level[7:0]	-	-	-	-	-	VBATI	_OW_OK_L	VL[2:0]	
0x209C	SPK Edge Control 1[7:0]	-	-	-	-	SPK_SL_RATE_GMODE[3:0]			3:0]	
0x209D	SPK Edge Control 2[7:0]		SPK_SL_R	ATE_LS[3:0	]	SPK_SL_RATE_HS[3:0]			]	
0x20AF	AMP enables[7:0]	_	_	_	_	– – – SPK_FB SPI			SPK_EN	
Meas ADC										
0x20B0	<u>Meas ADC Sample</u> <u>Rate[7:0]</u>	-	-	MEAS_AI _SR	DC_TEMP [1:0]	MEAS_ADC_PVDD MEAS_ADC_VBA SR[1:0] SR[1:0]			DC_VBAT_ [1:0]	
0x20B1	Meas ADC PVDD Config[7:0]	_	-	_	MEAS_A DC_PVD D_FILT_ EN	MEAS_ADC_PVDD_FILT_COEFF[3:0			EFF[3:0]	
0x20B2	Meas ADC VBAT Config[7:0]	_	-	_	MEAS_A DC_VBA T_FILT_ EN	MEAS_ADC_VBAT_FILT_COEFF[3:			EFF[3:0]	

ADDRESS	NAME	MSB							LSB	
0x20B3	Meas ADC Thermal Config[7:0]	-	_	-	MEAS_A DC_TEM P_FILT_ EN	MEAS_	ADC_TEMF	P_FILT_COE	EFF[3:0]	
0x20B4	Meas ADC Readback Control 1[7:0]	_	_	_	_	_	MEAS_A DC_THE RM_RD_ MODE	MEAS_A DC_VBA T_RD_M ODE	MEAS_A DC_PVD D_RD_M ODE	
0x20B5	Meas ADC Readback Control 2[7:0]	_	_	_	_	_	MEAS_A DC_THE RM_RD_ UPD	MEAS_A DC_VBA T_RD_U PD	MEAS_A DC_PVD D_RD_U PD	
0x20B6	Meas ADC PVDD Readback MSB[7:0]			MEA	AS_ADC_P	VDD_DATA	[8:1]			
0x20B7	Meas ADC PVDD Readback LSB[7:0]	_	_	_	_	_	_	_	MEAS_A DC_PVD D_DATA [0]	
0x20B8	Meas ADC VBAT Readback MSB[7:0]			ME	AS_ADC_V	BAT_DATA	AT_DATA[8:1]			
0x20B9	Meas ADC VBAT Readback LSB[7:0]	_	_	_	_	_	_	_	MEAS_A DC_VBA T_DATA[ 0]	
0x20BA	Meas ADC Temp Readback MSB[7:0]			MEA	S_ADC_TH	ERM_DATA	\[8:1]			
0x20BB	<u>Meas ADC Temp</u> Readback LSB[7:0]	_	_	_	_	_	_	_	MEAS_A DC_THE RM_DAT A[0]	
0x20BC	Meas ADC Lowest PVDD Readback MSB[7:0]			LC	WEST_PVI	DD_DATA[8	:1]			
0x20BD	Meas ADC Lowest PVDD Readback LSB[7:0]	_	_	_	_	-	_	-	LOWES T_PVDD _DATA[0 ]	
0x20BE	Meas ADC Lowest VBAT Readback MSB[7:0]			LC	)WEST_VB	AT_DATA[8:1]				
0x20BF	<u>Meas ADC Lowest</u> <u>VBAT Readback</u> LSB[7:0]	-	-	-	-	-	-	-	LOWES T_VBAT _DATA[0 ]	
0x20C7	Meas ADC Config[7:0]	-	-	-	-	-	-	MEAS_A DC_VBA T_EN	MEAS_A DC_PVD D_EN	
Dynamic He	eadroom Tracking									
0x20D0	DHT Configuration 1[7:0]	_	-	_	-	DHT_VROT_PNT[3:0]				

# Digital Input Class DG Amplifier with I/V Sense and Ultra-Low Quiescent Power

ADDRESS	NAME	MSB							LSB		
0x20D1	Limiter Configuration 1[7:0]	-	-	_		[	DHT_HR[4:0	)]			
0x20D2	Limiter Configuration 2[7:0]	-	-		DHT_	DHT_LI DHT_LIM_THRESH[4:0] E					
0x20D3	DHT Configuration 2[7:0]	-	-	-	-		DHT_MAX	(_ATN[3:0]			
0x20D4	DHT Configuration 3[7:0]	-	-	-	-		DHT_ATK	_RATE[3:0]			
0x20D5	DHT Configuration 4[7:0]	-	-	-	-		DHT_RLS_RATE[3:0]				
0x20D6	DHT Supply Hysteresis Configuration[7:0]	-	-	-	_	DHT_SUPPLY_HYST[2:0] DHT_SUPPLY_H YST_EI					
0x20DF	DHT Enable[7:0]	-	-	-	-	– – – DHT_E					
I_V Sense F	Path Control			•							
0x20E0	Measurement DSP Config[7:0]	-	-	-	_	- IVADC_ IVADC_I IVA DITH_E _DCBLK V_D N EN K					
0x20E7	<u>Measurement</u> enables[7:0]	-	-	_	_	IVADC_I IVADC					
System Co	nfiguration	_			_						
0x20FE	<u>Auto-Restart</u> <u>Behavior[7:0]</u>	-	-	-	-	OVC_AUTHERM_ AUTOREVBAT_APVDDTORESTAUTOREUTORESUTORESART_ENSTART_ ENNN					
0x20FF	Global Enable[7:0]	-	-	_	– – – EN						
Device and	Revision ID										
0x21FF	Revision ID[7:0]		REV_ID[7:0]								

### **Register Details**

### Software Reset (0x2000)

BIT	7	6	5	4		3	2	1	0		
Field	-	-	-	-		_	-	-	RST		
Reset	-	-	-	-		-	-	-	0b0		
Access Type	-	-	-	_		-	_	-	Write Only		
BITFIELD	BITS		DESCRIPT	ION		DECODE					
RST	0	This bit field reset event. returns the c reset states. readback all	is used to trigg Writing a 1 res control registers Writing a 0 ha ways returns 0.	ger a software sets the device s to their power s no effect, and	and -on d	0: No ac 1: Trigge	ction. ers a software	reset event.			

# Digital Input Class DG Amplifier with I/V Sense and Ultra-Low Quiescent Power

### Interrupt Raw 1 (0x2001)

BIT	7	6	5	4		3	2	1	0		
Field	THERMSH DN_BGN_R AW	THERMSH DN_END_R AW	THERMWA RN_BGN_R AW	THERMWA RN_END_R AW	the Bg	ERMFB_ N_RAW	THERMFB_ END_RAW	OTP_FAIL_ RAW	SPK_OVC_ RAW		
Reset	0b0	0b0	0b0	0b0		0b0	0b0	0b0	0b0		
Access Type	Read Only	Read Only	Read Only	Read Only	Read Only Read C		Read Only	Read Only	Read Only		
BITFIELD	BITS		DESCRIPT	ION			D	DECODE			
THERMSHD N_BGN_RA W	7	Raw value c indicator.	of thermal shutc	lown begin		0: Die te 1: Die te	emperature belo emperature abc	ow thermal war	ning limit. ning limit.		
THERMSHD N_END_RA W	6	Raw value c	of thermal shutc	lown end indica	ator.	0: Die te 1: Die te shutdow	nperature above thermal shutdown limit. nperature has dropped below thermal n limit.				
THERMWAR N_BGN_RA W	5	Raw value c	of thermal warn	ing begin indica	ator.	0: Die te 1: Die te	nperature below thermal warning limit. nperature above thermal warning limit.				
THERMWAR N_END_RA W	4	Raw value c	of thermal warn	ing end indicate	or.	0: Die te 1: Die te warning	mperature abc mperature has limit.	ve thermal was dropped below	rning limit. v thermal		
THERMFB_B GN_RAW	3	Raw value c	of thermal foldb	ack begin.		0: The the the the the the the the tensor of t	nermal foldbacl nal foldback is	k is not active. active.			
THERMFB_E ND_RAW	2	Raw value c	Raw value of thermal foldback end.				nermal foldbacl nal foldback ha	k is active. s ended.			
OTP_FAIL_R AW	1	Raw status	Raw status of OTP load fail.				TP load failure. DTP load routin Jlly.	e did not comp	lete		
SPK_OVC_R AW	0	Raw value o	v value of speaker overcurrent limit.				ker overcurrent ker overcurrent	i limit inactive. Iimit active.			

#### Interrupt Raw 2 (0x2002)

BIT	7	6	5	4		3	2	1	0
Field	Η	-	INT_SPKM ON_ERR_R AW	INT_CLK_E RR_RAW	E _		CLK_RECO VER_RAW	CLK_ERR_ RAW	DMON_ER R_RAW
Reset	-	-	0b0	0x0		_	0x0	0x0	0b0
Access Type	_	-	Read Only	Read Only		_	Read Only	Read Only	Read Only
BITFIELD	BITS		DESCRIPT	ION		DECODE			
INT_SPKMO N_ERR_RA W	5	Raw value o status indica	of the internal s <sub>i</sub> ator.	peaker monitor		0: Internal speaker monitor not reporting data er 1: Internal speaker monitor reporting data error.			ng data error. lata error.
INT_CLK_ER R_RAW	4	Raw value o	of internal clock	error indicator.		0: Internal clock monitor not reporting clock er 1: Internal clock monitor reporting clock error.			clock error. k error.
CLK_RECOV ER_RAW	2	Raw value or recovery ind	of the external of the external of the external of the second second second second second second second second s	lock monitor er	rror 0: Clock monitor not reporting clock error record 1: Clock monitor reporting clock error recovery			rror recovery. recovery.	
CLK_ERR_R AW	1	Raw value o indicator.	of the external of	al clock monitor error 0: No external clock error detected. 1: Clock monitor reporting clock error.					

# Digital Input Class DG Amplifier with I/V Sense and Ultra-Low Quiescent Power

BITFIELD	BITS	DESCRIPTION	DECODE
DMON_ERR _RAW	0	Raw value of external data monitor error indicator.	0: No external data error detected. 1: Data monitor reporting data error.

### Interrupt Raw 3 (0x2003)

BIT	7	6	5	4		3	2	1	0
Field	-	_	PWRUP_D ONE_RAW	PWRDN_D ONE_RAW	PVE O_S	DD_UVL SHDN_R AW	VBAT_UVL O_SHDN_R AW	DHT_ACTI VE_BGN_R AW	DHT_ACTI VE_END_R AW
Reset	-	_	0b0	0b0		0b0	0b0	0b0	0b0
Access Type	_	-	Read Only	Read Only	Re	ad Only	Read Only	Read Only	Read Only
BITFIELD	BITS		DESCRIPT	ION			D	ECODE	
PWRUP_DO NE_RAW	5	Raw value c	Raw value of power-up done.			<ul><li>0: Device is not reporting a power-up event.</li><li>1: Device is reporting a power-up into the active state with the speaker amplifier enabled.</li></ul>			
PWRDN_DO NE_RAW	4	Raw value c	Raw value of power-down done.			0: Devic software 1: Devic shutdow	e is not reportin shutdown eventing a re is reporting a rn event.	ng a power-dov ent. I power-down ii	vn into nto software
PVDD_UVLO _SHDN_RA W	3	Raw value c	of PVDD UVLO	error indicator	-	0: No P 1: PVDE	/DD UVLO erro	or. threshold in the	e active state.
VBAT_UVLO _SHDN_RA W	2	Raw value c	of VBAT UVLO	error indicator.		0: No VBAT UVLO error. 1: VBAT below UVLO threshold in the active state			active state.
DHT_ACTIV E_BGN_RA W	1	Raw value c	Raw value of DHT active begin.			0: DHT 1: DHT	is not active. is active.		
DHT_ACTIV E_END_RA W	0	Raw value c	Raw value of DHT active end.			0: DHT attenuat 1: DHT	is currently acti ion. activity has end	ve or has not y ded.	et applied

### Interrupt State 1 (0x2006)

BIT	7	6	5	4		3	2	1	0
Field	THERMSH DN_BGN_S TATE	THERMSH DN_END_S TATE	THERMWA RN_BGN_S TATE	THERMWA RN_END_S TATE	the Bgi	ERMFB_ N_STAT E	THERMFB_ END_STAT E	OTP_FAIL_ STATE	SPK_OVC_ STATE
Reset	0b0	0b0	0b0	0b0	0b0		0b0	0b0	0b0
Access Type	Read Only	Read Only	Read Only	Read Only	Re	ad Only	Read Only	Read Only	Read Only
BITFIELD	BITS		DESCRIPT	ION			D	ECODE	
THERMSHD N_BGN_STA TE	7	Unmaskable THERMSHE	Unmaskable interrupt state, cleared by THERMSHDN_BGN_CLR.				ing edge of TH at THERMSHD g edge of THEF ERMSHDN_BG	IERMSHDN_B N_BGN_CLR. RMSHDN_BGN N_CLR.	GN_RAW

# Digital Input Class DG Amplifier with I/V Sense and Ultra-Low Quiescent Power

BITFIELD	BITS	DESCRIPTION	DECODE
THERMSHD N_END_STA TE	6	Unmaskable interrupt state, cleared by THERMSHDN_END_CLR.	0: No rising edge of THERMSHDN_END_RAW since last THERMSHDN_END_CLR. 1: Rising edge of THERMSHDN_END_RAW since last THERMSHDN_END_CLR.
THERMWAR N_BGN_STA TE	5	Unmaskable interrupt state, cleared by THERMWARN_BGN_CLR.	0: No rising edge of THERMWARN_BGN_RAW since last THERMWARN_BGN_CLR. 1: Rising edge of THERMWARN_BGN_RAW since last THERMWARN_BGN_CLR.
THERMWAR N_END_STA TE	4	Unmaskable interrupt state, cleared by THERMWARN_END_CLR.	0: No rising edge of THERMWARN_END_RAW since last THERMWARN_END_CLR. 1: Rising edge of THERMWARN_END_RAW since last THERMWARN_END_CLR.
THERMFB_B GN_STATE	3	Unmaskable interrupt state, cleared by THERMFB_BGN_CLR.	0: No rising edge of THERMFB_BGN_RAW since last THERMFB_BGN_CLR. 1: Rising edge of THERMFB_BGN_RAW since last THERMFB_BGN_CLR.
THERMFB_E ND_STATE	2	Unmaskable interrupt state, cleared by THERMFB_END_CLR.	0: No rising edge of THERMFB_END_RAW since last THERMFB_END_CLR. 1: Rising edge of THERMFB_END_RAW since last THERMFB_END_CLR.
OTP_FAIL_S TATE	1	Unmaskable interrupt state, cleared by OTP_FAIL_CLR.	0: No rising edge of OTP_FAIL_RAW since last OTP_FAIL_CLR. 1: Rising edge of OTP_FAIL_RAW since last OTP_FAIL_CLR.
SPK_OVC_S TATE	0	Unmaskable interrupt state, cleared by SPK_OVC_CLR.	0: No rising edge of SPK_OVC_RAW since last SPK_OVC_CLR. 1: Rising edge of SPK_OVC_RAW since last SPK_OVC_CLR.

### Interrupt State 2 (0x2007)

BIT	7	6	5	4		3	2	1	0		
Field	-	-	INT_SPKM ON_ERR_S TATE	INT_CLK_E RR_STATE		_	CLK_RECO VER_STAT E	CLK_ERR_ STATE	DMON_ER R_STATE		
Reset	-	-	0b0	0x0		_	0x0	0x0	0b0		
Access Type	_	_	Read Only	Read Only		-	Read Only	Read Only	Read Only		
BITFIELD	BITS		DESCRIPTION				DECODE				
INT_SPKMO N_ERR_STA TE	5	Unmaskable INT_SPKM0	Unmaskable interrupt state, cleared by INT_SPKMON_ERR_CLR.			<ul> <li>0: No rising edge of INT_SPKMON_ERR_RAW since last INT_SPKMON_ERR_CLR.</li> <li>1: Rising edge of INT_SPKMON_ERR_RAW since last INT_SPKMON_ERR_CLR.</li> </ul>					
INT_CLK_ER R_STATE	4	Unmaskable INT_CLK_E	Unmaskable interrupt state, cleared by INT_CLK_ERR_CLR.			0: No rising edge of INT_CLK_ERR_RAW since last INT_CLK_ERR_CLR. 1: Rising edge of INT_CLK_ERR_RAW since las INT_CLK_ERR_CLR.			RAW since N since last		
CLK_RECOV ER_STATE	2	Unmaskable CLK_RECO	Unmaskable interrupt state, cleared by CLK_RECOVER_CLR.			0: No ris last CLK 1: Rising CLK_RE	ing edge of CL (_RECOVER_( g edge of CLK_ ECOVER_CLR	K_RECOVER_ CLR. RECOVER_R/	RAW since		

# Digital Input Class DG Amplifier with I/V Sense and Ultra-Low Quiescent Power

BITFIELD	BITS	DESCRIPTION	DECODE
CLK_ERR_S TATE	1	Unmaskable interrupt state, cleared by CLK_ERR_CLR.	0: No rising edge of CLK_ERR_RAW since last CLK_ERR_CLR. 1: Rising edge of CLK_ERR_RAW since last CLK_ERR_CLR.
DMON_ERR _STATE	0	Unmaskable interrupt state, cleared by DMON_ERR_CLR.	0: No rising edge of DMON_ERR_RAW since last DMON_ERR_CLR. 1: Rising edge of DMON_ERR_RAW since last DMON_ERR_CLR.

#### Interrupt State 3 (0x2008)

BIT	7	6	5	4		3	2	1	0	
Field	-	-	PWRUP_D ONE_STAT E	PWRDN_D ONE_STAT E	PVE 0_5	DD_UVL SHDN_S FATE	VBAT_UVL O_SHDN_S TATE	DHT_ACTI VE_BGN_S TATE	DHT_ACTI VE_END_S TATE	
Reset	-	_	0b0	0b0		0b0	0b0	0b0	0b0	
Access Type	_	_	Read Only	Read Only	Re	ad Only	Read Only	Read Only	Read Only	
BITFIELD	BITS		DESCRIPT	ION			D	ECODE		
PWRUP_DO NE_STATE	5	Unmaskable PWRUP_D0	Unmaskable interrupt state, cleared by PWRUP_DONE_CLR.				<ul> <li>0: No rising edge of PWRUP_DONE_RAW since</li> <li>last PWRUP_DONE_CLR.</li> <li>1: Rising edge of PWRUP_DONE_RAW since last</li> <li>PWRUP_DONE_CLR.</li> </ul>			
PWRDN_DO NE_STATE	4	Unmaskable PWRDN_D0	Unmaskable interrupt state, cleared by PWRDN_DONE_CLR.				ing edge of PV RDN_DONE_C edge of PWR I_DONE_CLR.	VRDN_DONE_ CLR. DN_DONE_RA	RAW since	
PVDD_UVLO _SHDN_STA TE	3	Unmaskable PVDD_UVL	e interrupt state O_SHDN_CLR	, cleared by		0: No ris since las 1: Rising since las	ing edge of PV st PVDD_UVLO g edge of PVDI st PVDD_UVLO	/DD_UVLO_SH D_SHDN_CLR. D_UVLO_SHDI D_SHDN_CLR.	IDN_RAW N_RAW	
VBAT_UVLO _SHDN_STA TE	2	Unmaskable VBAT_UVL0	e interrupt state D_SHDN_CLR	, cleared by		0: No rising edge of VBAT_UVLO_SHDN_RAW since last VBAT_UVLO_SHDN_CLR. 1: Rising edge of VBAT_UVLO_SHDN_RAW since last VBAT_UVLO_SHDN_CLR.			DN_RAW N_RAW since	
DHT_ACTIV E_BGN_STA TE	1	Unmaskable DHT_ACTIV	Unmaskable interrupt state, cleared by DHT_ACTIVE_BGN_CLR.			0: No ris since las 1: Rising last DHT	ing edge of DF at DHT_ACTIV gedge of DHT_ GACTIVE_BG	IT_ACTIVE_BO E_BGN_CLR. _ACTIVE_BGN N_CLR.	GN_RAW _RAW since	
DHT_ACTIV E_END_STA TE	0	Unmaskable interrupt state, cleared by DHT_ACTIVE_END_CLR.				0: No ris since las 1: Rising last DHT	ing edge of DF at DHT_ACTIV g edge of DHT_ 「_ACTIVE_EN	IT_ACTIVE_EI E_END_CLR. _ACTIVE_END D_CLR.	ND_RAW _RAW since	

# Digital Input Class DG Amplifier with I/V Sense and Ultra-Low Quiescent Power

### Interrupt Flag 1 (0x200B)

BIT	7	6	5	4		3	2	1	0
Field	THERMSH DN_BGN_F LAG	THERMSH DN_END_F LAG	THERMWA RN_BGN_F LAG	THERMWA RN_END_F LAG	THE BGI	ERMFB_ N_FLAG	THERMFB_ END_FLAG	OTP_FAIL_ FLAG	SPK_OVC_ FLAG
Reset	0b0	0b0	0b0	0b0		0b0	0b0	0b0	0b0
Access Type	Read Only	Read Only	Read Only	Read Only	Re	ad Only	Read Only	Read Only	Read Only
BITFIELD	BITS		DESCRIPT	ION			D	ECODE	
THERMSHD N_BGN_FLA G	7	Masked by <sup>-</sup> cleared by T is enabled, a bit rising edg	THERMSHDN_ 'HERMSHDN_ an interrupt is g ge.	_BGN_EN and BGN_CLR. If I generated on a	RQ flag	0: No ris since las THERM 1: THEF of THEF THERM	sing edge of TH st THERMSHD SHDN_BGN_E RMSHDN_BGN RMSHDN_BGN_C SHDN_BGN_C	IERMSHDN_B N_BGN_CLR o EN is low. I_EN is high an I_RAW since la CLR.	GN_RAW or nd rising edge ast
THERMSHD N_END_FLA G	6	Masked by <sup>-</sup> cleared by T is enabled, a bit rising edg	THERMSHDN_ "HERMSHDN_ an interrupt is g ge.	_END_EN and END_CLR. If II generated on a	RQ flag	0: No ris since las THERM 1: THEF of THEF THERM	sing edge of TH st THERMSHD SHDN_END_E RMSHDN_END RMSHDN_END_C SHDN_END_C	IERMSHDN_E N_END_CLR o N is low. _EN is high an _RAW since la CLR.	ND_RAW or Id rising edge Ist
THERMWAR N_BGN_FLA G	5	Masked by <sup>-</sup> cleared by T is enabled, a bit rising edg	THERMWARN THERMWARN an interrupt is g ge.	_BGN_EN and _BGN_CLR. If I generated on a	sing edge of TH st THERMWAR WARN_BGN_I RMWARN_BGN RMWARN_BGN_WARN_BGN_V	IERMWARN_B RN_BGN_CLR EN is low. N_EN is high ar N_RAW since la CLR.	GN_RAW or nd rising edge ast		
THERMWAR N_END_FLA G	4	Masked by <sup>-</sup> cleared by T is enabled, a bit rising edg	THERMWARN THERMWARN an interrupt is g ge.	_END_EN and _END_CLR. If I generated on a	RQ flag	<ul> <li>0: No rising edge of THERMWARN_END_RAW since last THERMWARN_END_CLR or</li> <li>THERMWARN_END_EN is low.</li> <li>1: THERMWARN_END_EN is high and rising edge of THERMWARN_END_RAW since last THERMWARN_END_CLR.</li> </ul>			ND_RAW or nd rising edge ast
THERMFB_B GN_FLAG	3	Masked by <sup>-</sup> by THERMF an interrupt edge.	THERMFB_BG B_BGN_CLR. is generated or	N_EN and clea If IRQ is enabl n a flag bit risin	ared ed, g	0: No rising edge of THERMFB_BGN_RAW since last THERMFB_BGN_CLR or THERMFB_BGN_EN is low. 1: THERMFB_BGN_EN is high and rising edge of THERMFB_BGN_RAW since last THERMFB_BGN_CLR			_RAW since
THERMFB_E ND_FLAG	2	Masked by <sup>-</sup> by THERMF an interrupt edge.	Masked by THERMFB_END_EN and cleared by THERMFB_END_CLR. If IRQ is enabled, an interrupt is generated on a flag bit rising edge.				sing edge of TH ERMFB_END_C FB_END_EN is RMFB_END_EI FB_END_RAW FB_END_CLR	IERMFB_END CLR or s low. N is high and ris / since last	_RAW since
OTP_FAIL_F LAG	1	Masked by 0 OTP_FAIL_ interrupt is g edge.	Masked by OTP_FAIL_EN and cleared by OTP_FAIL_CLR. If IRQ is enabled, an interrupt is generated on a flag bit rising edge.				0: No rising edge of OTP_FAIL_RAW since last OTP_FAIL_CLR or OTP_FAIL_EN is low. 1: OTP_FAIL_EN is high and rising edge of OTP_FAIL_RAW since last OTP_FAIL_CLR.		
SPK_OVC_F LAG	0	Masked by S SPK_OVC_ interrupt is g edge.	SPK_OVC_EN CLR. If IRQ is generated on a	and cleared by enabled, an flag bit rising	/	0: No rising edge of SPK_OVC_RAW since last SPK_OVC_CLR or SPK_OVC_EN is low. 1: SPK_OVC_EN is high and rising edge of SPK_OVC_RAW since last SPK_OVC_CLR			since last low. dge of C_CLR.

# Digital Input Class DG Amplifier with I/V Sense and Ultra-Low Quiescent Power

### Interrupt Flag 2 (0x200C)

BIT	7	6	5	4		3	2	1	0
Field	-	_	INT_SPKM ON_ERR_F LAG	INT_CLK_E RR_FLAG		_	CLK_RECO VER_FLAG	CLK_ERR_ FLAG	DMON_ER R_FLAG
Reset	_	_	0b0	0x0		_	0x0	0x0	0b0
Access Type	_	_	Read Only	Read Only		_	Read Only	Read Only	Read Only
BITFIELD	BITS		DESCRIPT	ION			D	ECODE	
INT_SPKMO N_ERR_FLA G	5	Masked by I cleared by II is enabled, a bit rising edg	NT_SPKMON_ NT_SPKMON_ an interrupt is g ge.	_ERR_EN and ERR_CLR. If I jenerated on a	RQ flag	<ul> <li>0: No rising edge of INT_SPKMON_ERR_RAW since last INT_SPKMON_ERR_CLR or INT_SPKMON_ERR_EN is low.</li> <li>1: INT_SPKMON_ERR_EN high and rising edge of INT_SPKMON_ERR_RAW since last INT_SPKMON_ERR_CLR.</li> </ul>			RR_RAW or rising edge of
INT_CLK_ER R_FLAG	4	Masked by I by INT_CLK an interrupt edge.	Masked by INT_CLK_ERR_EN and cleared by INT_CLK_ERR_CLR. If IRQ is enabled, an interrupt is generated on a flag bit rising edge.				ing edge of IN _CLK_ERR_CI CLK_ERR_EN K_ERR_RAW K_ERR_CLR.	T_CLK_ERR_F _R or INT_CLK high and rising since last	RAW since (_ERR_EN is edge of
CLK_RECOV ER_FLAG	2	Masked by ( by CLK_RE an interrupt edge.	Masked by CLK_RECOVER_EN and cleared by CLK_RECOVER_CLR. If IRQ is enabled, an interrupt is generated on a flag bit rising edge.				ing edge of CL (_RECOVER_C (_RECOVER_E RECOVER_RA RECOVER_CL	K_RECOVER CLR or CLK_R EN high and ris W since last R.	_RAW since ECOVER_EN ing edge of
CLK_ERR_F LAG	1	Masked by CLK_ERR_ interrupt is g	Aasked by CLK_ERR_EN and cleared by CLK_ERR_CLR. If IRQ is enabled, an nterrupt is generated on a flag bit rising edge.				ing edge of CL RR_CLR or CLI ERR_EN high RR_RAW since	K_ERR_RAW K_ERR_EN is I and rising edge last CLK_ERF	since last low. e of &_CLR.
DMON_ERR _FLAG	0	Masked by I DMON_ERF interrupt is g edge.	Asked by DMON_ERR_EN and cleared by DMON_ERR_CLR. If IRQ is enabled, an nterrupt is generated on a flag bit rising dge.				ing edge of DM ERR_CLR or D N_ERR_EN hig ERR_RAW sin	MON_ERR_RA MON_ERR_E gh and rising ec ce last DMON	W since last N is low. dge of _ERR_CLR.

### Interrupt Flag 3 (0x200D)

BIT	7	6	5	4		3	2	1	0
Field	-	-	PWRUP_D ONE_FLAG	PWRDN_D ONE_FLAG	PVE O_S	DD_UVL SHDN_F LAG	VBAT_UVL O_SHDN_F LAG	DHT_ACTI VE_BGN_F LAG	DHT_ACTI VE_END_F LAG
Reset	-	-	0b0	0b0		0b0	0b0	0b0	0b0
Access Type	_	_	Read Only	Read Only	Read Only		Read Only	Read Only	Read Only
BITFIELD	BITS		DESCRIPT	ION			D	ECODE	
PWRUP_DO NE_FLAG	5	Masked by F by PWRUP_ an interrupt edge.	PWRUP_DONE _DONE_CLR. I is generated or	E_EN and clear f IRQ is enable n a flag bit risin	red ed, g	0: No ris last PW is low. 1: PWR PWRUP PWRUP	ing edge of PV RUP_DONE_C UP_DONE_EN 2_DONE_RAW 2_DONE_CLR.	VRUP_DONE_ CLR or PWRUP I is high and ris since last	RAW since _DONE_EN ing edge of

# Digital Input Class DG Amplifier with I/V Sense and Ultra-Low Quiescent Power

BITFIELD	BITS	DESCRIPTION	DECODE
PWRDN_DO NE_FLAG	4	Masked by PWRDN_DONE_EN and cleared by PWRDN_DONE_CLR. If IRQ is enabled, an interrupt is generated on a flag bit rising edge.	0: No rising edge of PWRDN_DONE_RAW since last PWRDN_DONE_CLR or PWRDN_DONE_EN is low. 1: PWRDN_DONE_EN is high and rising edge of PWRDN_DONE_RAW since last PWRDN_DONE_CLR.
PVDD_UVLO _SHDN_FLA G	3	Masked by PVDD_UVLO_SHDN_EN and cleared by PVDD_UVLO_SHDN_CLR. If IRQ is enabled, an interrupt is generated on a flag bit rising edge.	0: No rising edge of PVDD_UVLO_SHDN_RAW since last PVDD_UVLO_SHDN_CLR or PVDD_UVLO_SHDN_EN is low. 1: PVDD_UVLO_SHDN_EN is high and rising edge of PVDD_UVLO_SHDN_RAW since last PVDD_UVLO_SHDN_CLR.
VBAT_UVLO _SHDN_FLA G	2	Masked by VBAT_UVLO_SHDN_EN and cleared by VBAT_UVLO_SHDN_CLR. If IRQ is enabled, an interrupt is generated on a flag bit rising edge.	0: No rising edge of VBAT_UVLO_SHDN_RAW since last VBAT_UVLO_SHDN_CLR or VBAT_UVLO_SHDN_EN is low. 1: VBAT_UVLO_SHDN_EN is high and rising edge of VBAT_UVLO_SHDN_RAW since last VBAT_UVLO_SHDN_CLR.
DHT_ACTIV E_BGN_FLA G	1	Masked by DHT_ACTIVE_BGN_EN and cleared by DHT_ACTIVE_BGN_CLR. If IRQ is enabled, an interrupt is generated on a flag bit rising edge.	0: No rising edge of DHT_ACTIVE_BGN_RAW since last DHT_ACTIVE_BGN_CLR or DHT_ACTIVE_BGN_EN is low. 1: DHT_ACTIVE_BGN_EN is high and rising edge of DHT_ACTIVE_BGN_RAW since last DHT_ACTIVE_BGN_CLR.
DHT_ACTIV E_END_FLA G	0	Masked by DHT_ACTIVE_END_EN and cleared by DHT_ACTIVE_END_CLR. If IRQ is enabled, an interrupt is generated on a flag bit rising edge.	0: No rising edge of DHT_ACTIVE_END_RAW since last DHT_ACTIVE_END_CLR or DHT_ACTIVE_END_EN is low. 1: DHT_ACTIVE_END_EN is high and rising edge of DHT_ACTIVE_END_RAW since last DHT_ACTIVE_END_CLR.

### Interrupt Enable 1 (0x2010)

BIT	7	6	5	4		3	2	1	0	
Field	THERMSH DN_BGN_E N	THERMSH DN_END_E N	THERMWA RN_BGN_E N	THERMWA RN_END_E N	THE BC	ERMFB_ GN_EN	THERMFB_ END_EN	OTP_FAIL_ EN	SPK_OVC_ EN	
Reset	0b0	0b0	0b0	0b0		0b0	0b0	0b1	0b0	
Access Type	Write, Read	Write, Read	Write, Read	Write, Read	Writ	te, Read	Write, Read	Write, Read	Write, Read	
BITFIELD	BITS		DESCRIPT	ION			D	ECODE		
THERMSHD N_BGN_EN	7	Enable (unm THERMSHE	Enable (unmask) control for THERMSHDN_BGN_FLAG.				0: THERMSHDN_BGN_FLAG cannot go high. 1: THERMSHDN_BGN_FLAG goes high if there is a rising edge on THERMSHDN_BGN_RAW since last THERMSHDN_BGN_CLR.			
THERMSHD N_END_EN	6	Enable (unm THERMSHE	Enable (unmask) control for THERMSHDN_END_FLAG.				RMSHDN_END RMSHDN_END edge on THER ERMSHDN_EN	_FLAG cannot _FLAG goes h MSHDN_END_ D_CLR.	go high. igh if there is _RAW since	

# Digital Input Class DG Amplifier with I/V Sense and Ultra-Low Quiescent Power

BITFIELD	BITS	DESCRIPTION	DECODE
THERMWAR N_BGN_EN	5	Enable (unmask) control for THERMWARN_BGN_FLAG.	0: THERMWARN_BGN_FLAG cannot go high. 1: THERMWARN_BGN_FLAG goes high if there is a rising edge on THERMWARN_BGN_RAW since last THERMWARN_BGN_CLR.
THERMWAR N_END_EN	4	Enable (unmask) control for THERMWARN_END_FLAG.	0: THERMWARN_END_FLAG cannot go high. 1: THERMWARN_END_FLAG goes high if there is a rising edge on THERMWARN_END_RAW since last THERMWARN_END_CLR.
THERMFB_B GN_EN	3	Enable (unmask) control for THERMFB_BGN_FLAG.	0: THERMFB_BGN_FLAG cannot go high. 1: THERMFB_BGN_FLAG goes high if there is a rising edge on THERMFB_BGN_RAW since last THERMFB_BGN_CLR.
THERMFB_E ND_EN	2	Enable (unmask) control for THERMFB_END_FLAG.	0: THERMFB_END_FLAG cannot go high. 1: THERMFB_END_FLAG goes high if there is a rising edge on THERMFB_END_RAW since last THERMFB_END_CLR.
OTP_FAIL_E N	1	Enable (unmask) control for OTP_FAIL_FLAG.	0: OTP_FAIL_FLAG cannot go high. 1: OTP_FAIL_FLAG goes high if there is a rising edge on OTP_FAIL_RAW since last OTP_FAIL_CLR.
SPK_OVC_E N	0	Enable (unmask) control for SPK_OVC_FLAG.	0: SPK_OVC_FLAG cannot go high. 1: SPK_OVC_FLAG goes high if there is a rising edge on SPK_OVC_RAW since last SPK_OVC_CLR.

### Interrupt Enable 2 (0x2011)

BIT	7	6	5	4		3	2	1	0
Field	_	_	INT_SPKM ON_ERR_E N	INT_CLK_E RR_EN		-	CLK_RECO VER_EN	CLK_ERR_ EN	DMON_ER R_EN
Reset	-	-	0b0	0x0		-	0x0	0x0	0b0
Access Type	-	_	Write, Read	Write, Read		-	Write, Read	Write, Read	Write, Read
BITFIELD	BITS	DESCRIPTION				DI	ECODE		
INT_SPKMO N_ERR_EN	5	Enable (unm INT_SPKMC	Enable (unmask) control for INT_SPKMON_ERR_FLAG.			0: INT_5 1: INT_5 a rising last INT_	SPKMON_ERR SPKMON_ERR edge on INT_S _SPKMON_ER	L_FLAG cannot L_FLAG goes h PKMON_ERR R_CLR.	go high. igh if there is _RAW since
INT_CLK_ER R_EN	4	Enable (unm INT_CLK_E	nask) control fo RR_FLAG.	r		0: INT_CLK_ERR_FLAG cannot go high. 1: INT_CLK_ERR_FLAG goes high if there is a rising edge on INT_CLK_ERR_RAW since last INT_CLK_ERR_CLR.			
CLK_RECOV ER_EN	2	Enable (unm CLK_RECO	Enable (unmask) control for CLK_RECOVER_FLAG.			0: CLK_ 1: CLK_ rising ec CLK_RE	RECOVER_FL RECOVER_FL Ige on CLK_RE	AG cannot go AG goes high ECOVER_RAW	high. if there is a / since last
CLK_ERR_E N	1	Enable (unm CLK_ERR_F	Enable (unmask) control for CLK_ERR_FLAG.			0: CLK_ERR_FLAG cannot go high. 1: CLK_ERR_FLAG goes high if there is a rising edge on CLK_ERR_RAW since last CLK_ERR_CLR.			

# Digital Input Class DG Amplifier with I/V Sense and Ultra-Low Quiescent Power

BITFIELD	BITS	DESCRIPTION	DECODE
DMON_ERR _EN	0	Enable (unmask) control for DMON_ERR_FLAG.	0: DMON_ERR_FLAG cannot go high. 1: DMON_ERR_FLAG goes high if there is a rising edge on DMON_ERR_RAW since last DMON_ERR_CLR.

#### Interrupt Enable 3 (0x2012)

BIT	7	6	5	4		3	2	1	0
Field	-	_	PWRUP_D ONE_EN	PWRDN_D ONE_EN	PV[ 0_5	DD_UVL SHDN_E N	VBAT_UVL O_SHDN_E N	DHT_ACTI VE_BGN_E N	DHT_ACTI VE_END_E N
Reset	-	-	0b0	0b0		0b0	0b0	0b0	0b0
Access Type	-	-	Write, Read	, Read Write, Read Write			Write, Read	Write, Read	Write, Read
BITFIELD	BITS		DESCRIPT	ION			D	ECODE	
PWRUP_DO NE_EN	5	Enable (unn PWRUP_D0	Enable (unmask) control for PWRUP_DONE_FLAG.			0: PWRUP_DONE_FLAG cannot go high. 1: PWRUP_DONE_FLAG goes high if there is a rising edge on PWRUP_DONE_RAW since last PWRUP_DONE_CLR.			
PWRDN_DO NE_EN	4	Enable (unn PWRDN_D0	Enable (unmask) control for PWRDN_DONE_FLAG.			0: PWR 1: PWR rising ec PWRDN	DN_DONE_FL DN_DONE_FL lge on PWRDN I_DONE_CLR.	AG cannot go l AG goes high i I_DONE_RAW	high. f there is a since last
PVDD_UVLO _SHDN_EN	3	Enable (unn PVDD_UVL	nask) control fo O_SHDN_FLA	r G.		0: PVDD_UVLO_SHDN_FLAG cannot go high. 1: PVDD_UVLO_SHDN_FLAG goes high if there is a rising edge on PVDD_UVLO_SHDN_RAW since last PVDD_UVLO_SHDN_CLR.			
VBAT_UVLO _SHDN_EN	2	Enable (unn VBAT_UVL	nask) control fo D_SHDN_FLA	ır G.		0: VBAT_UVLO_SHDN_FLAG cannot go high. 1: VBAT_UVLO_SHDN_FLAG goes high if there a rising edge on VBAT_UVLO_SHDN_RAW since last VBAT_UVLO_SHDN_CLR.			t go high. high if there is _RAW since
DHT_ACTIV E_BGN_EN	1	Enable (unn DHT_ACTI\	Enable (unmask) control for DHT_ACTIVE_BGN_FLAG.			0: DHT_ 1: DHT_ a rising last DH	ACTIVE_BGN ACTIVE_BGN edge on DHT_ r_ACTIVE_BG	_FLAG cannot _FLAG goes hi ACTIVE_BGN_ N_CLR.	go high. gh if there is _RAW since
DHT_ACTIV E_END_EN	0	Enable (unn DHT_ACTI\	Enable (unmask) control for DHT_ACTIVE_END_FLAG.			0: DHT_ACTIVE_END_FLAG cannot go high. 1: DHT_ACTIVE_END_FLAG goes high if there a rising edge on DHT_ACTIVE_END_RAW since last DHT_ACTIVE_END_CLR.			go high. gh if there is RAW since

### Interrupt Flag Clear 1 (0x2015)

BIT	7	6	5	4	3	2	1	0
Field	THERMSH DN_BGN_C LR	THERMSH DN_END_C LR	THERMWA RN_BGN_C LR	THERMWA RN_END_C LR	THERMFB_ BGN_CLR	THERMFB_ END_CLR	OTP_FAIL_ CLR	SPK_OVC_ CLR
Reset	0b0	0b0	0b0	0b0	0b0	0b0	0b0	0b0
Access Type	Write Only	Write Only	Write Only	Write Only	Write Only	Write Only	Write Only	Write Only

# Digital Input Class DG Amplifier with I/V Sense and Ultra-Low Quiescent Power

BITFIELD	BITS	DESCRIPTION	DECODE
THERMSHD N_BGN_CLR	7	Clears associated FLAG and STATE bits.	0: Writing zero has no effect. 1: Writing one clears THERMSHDN_BGN_STATE and THERMSHDN_BGN_FLAG to zero.
THERMSHD N_END_CLR	6	Clears associated FLAG and STATE bits.	0: Writing zero has no effect. 1: Writing one clears THERMSHDN_END_STATE and THERMSHDN_END_FLAG to zero.
THERMWAR N_BGN_CLR	5	Clears associated FLAG and STATE bits.	0: Writing zero has no effect. 1: Writing one clears THERMWARN_BGN_STATE and THERMWARN_BGN_FLAG to zero.
THERMWAR N_END_CLR	4	Clears associated FLAG and STATE bits.	0: Writing zero has no effect. 1: Writing one clears THERMWARN_END_STATE and THERMWARN_END_FLAG to zero.
THERMFB_B GN_CLR	3	Clears associated FLAG and STATE bits.	0: Writing zero has no effect. 1: Writing one clears THERMFB_BGN_STATE and THERMFB_BGN_FLAG to zero.
THERMFB_E ND_CLR	2	Clears associated FLAG and STATE bits.	0: Writing zero has no effect. 1: Writing one clears THERMFB_END_STATE and THERMFB_END_FLAG to zero.
OTP_FAIL_C LR	1	Clears associated FLAG and STATE bits.	0: Writing zero has no effect. 1: Writing one clears OTP_FAIL_STATE and OTP_FAIL_FLAG to zero.
SPK_OVC_C LR	0	Clears associated FLAG and STATE bits.	0: Writing zero has no effect. 1: Writing one clears SPK_OVC_STATE and SPK_OVC_FLAG to zero.

#### Interrupt Flag Clear 2 (0x2016)

BIT	7	6	5	4	3	3	2	1	0
Field	-	-	INT_SPKM ON_ERR_C LR	INT_CLK_E RR_CLR	-	_	CLK_RECO VER_CLR	CLK_ERR_ CLR	DMON_ER R_CLR
Reset	-	-	0b0	0x0	_	-	0x0	0x0	0b0
Access Type	_	-	Write Only	Write Only	_	_	Write Only	Write Only	Write Only
BITFIELD	BITS		DESCRIPTION				DI	ECODE	
INT_SPKMO N_ERR_CLR	5	Clears asso	Clears associated FLAG and STATE bits.			0: Writing zero has no effect. 1: Writing one clears INT_SPKMON_ERR_STATE and INT_SPKMON_ERR_FLAG to zero.			
INT_CLK_ER R_CLR	4	Clears asso	ciated FLAG ar	nd STATE bits.	0 1 11	): Writin I: Writin NT_CLI	g zero has no e g one clears IN <_ERR_FLAG	effect. IT_CLK_ERR_ to zero.	STATE and
CLK_RECOV ER_CLR	2	Clears asso	ciated FLAG ar	nd STATE bits.	0 1 C	0: Writing zero has no effect. 1: Writing one clears CLK_RECOVER_STATE and CLK_RECOVER_FLAG to zero.			
CLK_ERR_C LR	1	Clears asso	Clears associated FLAG and STATE bits.			): Writin I: Writin CLK_EF	g zero has no e g one clears C RR_FLAG to ze	effect. LK_ERR_STA <sup>-</sup> ro.	ΓE and
DMON_ERR _CLR	0	Clears asso	Clears associated FLAG and STATE bits.			0: Writing zero has no effect. 1: Writing one clears DMON_ERR_STATE and DMON_ERR_FLAG to zero.			

# Digital Input Class DG Amplifier with I/V Sense and Ultra-Low Quiescent Power

### Interrupt Flag Clear 3 (0x2017)

BIT	7	6	5	4		3	2	1	0	
Field	-	_	PWRUP_D ONE_CLR	PWRDN_D ONE_CLR	PV[ 0_5	DD_UVL SHDN_C LR	VBAT_UVL O_SHDN_C LR	DHT_ACTI VE_BGN_C LR	DHT_ACTI VE_END_C LR	
Reset	_	_	0b0	0b0		0b0	0b0	0b0	0b0	
Access Type	-	-	Write Only	Write Only	Wr	ite Only	Write Only	Write Only	Write Only	
BITFIELD	BITS		DESCRIPT	ION		DECODE				
PWRUP_DO NE_CLR	5	Clears asso	Clears associated FLAG and STATE bits.				0: Writing zero has no effect. 1: Writing one clears PWRUP_DONE_STATE and PWRUP_DONE_FLAG to zero.			
PWRDN_DO NE_CLR	4	Clears asso	Clears associated FLAG and STATE bits.				g zero has no g one clears P I_DONE_FLAG	effect. WRDN_DONE 6 to zero.	_STATE and	
PVDD_UVLO _SHDN_CLR	3	Clears asso	ciated FLAG ar	nd STATE bits.		<ul><li>0: Writing zero has no effect.</li><li>1: Writing one clears PVDD_UVLO_SHDN_STATE and PVDD_UVLO_SHDN_FLAG to zero.</li></ul>				
VBAT_UVLO _SHDN_CLR	2	Clears asso	ciated FLAG ar	nd STATE bits.		0: Writing zero has no effect. 1: Writing one clears VBAT_UVLO_SHDN_STATE and VBAT_UVLO_SHDN_FLAG to zero.				
DHT_ACTIV E_BGN_CLR	1	Clears associated FLAG and STATE bits.				0: Writin 1: Writin and DH	g zero has no g one clears D T_ACTIVE_BG	effect. HT_ACTIVE_E N_FLAG to ze	GN_STATE	
DHT_ACTIV E_END_CLR	0	Clears associated FLAG and STATE bits.				0: Writing zero has no effect. 1: Writing one clears DHT_ACTIVE_END_STATE and DHT_ACTIVE_END_FLAG to zero.				

### IRQ Control (0x201F)

BIT	7	6	5	4		3	2	1	0	
Field	-	_	-	-		_	IRQ_MODE	IRQ_POL	IRQ_EN	
Reset	-	-	-	-		_	0b0	0b0	0b0	
Access Type	-	-	-	-		-	Write, Read	Write, Read	Write, Read	
BITFIELD	BITS		DESCRIPTION				DECODE			
IRQ_MODE	2	Controls the	Controls the drive mode of the IRQ output.				-drain output (a l) S push-pull out	an external pull put	-up resistor is	
IRQ_POL	1	Controls the	IRQ output as	sert polarity.						
IRQ_EN	0	Enables the	Enables the IRQ output.				output is disable output is enable controller	ed and is Hi-Z ed and controlle	ed by the	

# Digital Input Class DG Amplifier with I/V Sense and Ultra-Low Quiescent Power

### Thermal Warning Threshhold (0x2020)

BIT	7	6	5	4	3	2	1	0		
Field	_	-	THERMWARN_THRESH[5:0]							
Reset	—	-	0x14							
Access Type	_	_	Write, Read							
BITFIELD	BITS		DESCRIPTION DECODE							
THERMWAR N_THRESH	5:0	Sets the the temperature	rmal-warning t	hreshold	0x00: 10 0x01: 10 0x02: 10 : 0x30: 14 0x31: 14 0x32-0x	00°C 01°C 02°C 48°C 49°C 3F: 150°C				

#### Thermal Shutdown Threshold (0x2021)

BIT	7	6	5	4	3	2	1	0		
Field	-	-	THERMSHDN_THRESH[5:0]							
Reset	-	-		0x32						
Access Type	_	-	Write, Read							
BITFIELD	BITS		DESCRIPTION DECODE							
THERMSHD N_THRESH	5:0	Sets the the temperature	rmal-shutdown	threshold	0x00: 10 0x01: 10 0x02: 10 : 0x30: 14 0x31: 14 0x32 to 0x3F: 15	00°C 01°C 02°C 48°C 49°C 50°C				

#### Thermal Hysteresis (0x2022)

BIT	7	6	5	4		3	2	1	0
Field	-	-	-	-		-	-	THERM_I	HYST[1:0]
Reset	-	-	-	-	-		-	0:	k2
Access Type	_	-	-	_	-		_	Write,	Read
BITFIELD	BITS		DESCRIPT	ION			D	ECODE	
THERM_HY ST	1:0	Controls the the thermal	amount of hys threshold meas	steresis applied surements.	to	0x0: 2°C 0x1: 5°C 0x2: 7°C 0x3: 10°	c		

# Digital Input Class DG Amplifier with I/V Sense and Ultra-Low Quiescent Power

BIT	7	6	5	4	3	2	1	0		
Field	_	_	THERMFB	_HOLD[1:0]	THERM	THERMFB_RLS[1:0]		SLOPE[1:0]		
Reset	_	-	0x3			0x0		0x0		
Access Type	_	_	Write, Read		Wr	Write, Read		, Read		
BITFIELD	BITS		DESCRIPT	ION		DECODE				
THERMFB_ HOLD	5:4	The thermal long the dev below the co hysteresis b begins.	foldback hold rice temperatur onfigured therm efore thermal f	ow 0x0: 0 0x1: 2 e 0x2: 4 0x3: 8	0x0: 0ms 0x1: 20ms 0x2: 40ms 0x3: 80ms					
THERMFB_ RLS	3:2	This sets the foldback atte	e release rate c enuation.	of the thermal	0x0: 3 0x1: 7 0x2: 100m 0x3: 3	sms/dB 0ms/dB s/dB 00ms/dB				
THERMFB_S LOPE	1:0	This sets the attenuation.	e slope of the tl	hermal foldbac	k 00: 0. 10: 2. 11: R	5 dB/°C 0 dB/°C 0 dB/°C eserved				

### Thermal Foldback Settings (0x2023)

#### Thermal Foldback Enable (0x2027)

BIT	7	6	5	4	3	2	1	0	
Field	_	-	-	-	_	-	-	THERMFB_ EN	
Reset	-	-	-	-	_	-	-	0b1	
Access Type	_	-	-	-	_	_	-	Write, Read	
BITFIELD	BITS		DESCRIPT	ION		DECODE			
THERMFB_E N	0	Enables the	Enables thermal foldback.			0: Thermal foldback disabled 1: Thermal foldback enabled			

### Noise Gate Control (0x2030)

BIT	7	6	5	4	3	2	1	0	
Field		NG_UNMUTE	_THRESH[3:0]		NG_MUTE_THRESH[3:0]				
Reset		0)	<b>‹</b> 3		0x2				
Access Type		Write,	Read			Write,	Read		

# Digital Input Class DG Amplifier with I/V Sense and Ultra-Low Quiescent Power

BITFIELD	BITS	DESCRIPTION	DECODE		
NG_UNMUT E_THRESH	7:4	Sets the threshold (number of LSBs toggling) at which the noise gate block deactivates.	0x0: 1 LSB 0x1: 2 LSBs 0x2: 3 LSBs 0x3: 4 LSBs 0x4: 5 LSBs 0x5: 6 LSBs 0x6: 7 LSBs 0x7: 8 LSBs 0x8: 9 LSBs 0x9: 10 LSBs 0xA to 0xF: Reserved		
NG_MUTE_T HRESH	TE_T 3:0 Sets the threshold (number of LSBs toggling) at which the noise gate block is activated.		0x0: 1 LSB 0x1: 2 LSBs 0x2: 3 LSBs 0x3: 4 LSBs 0x4: 5 LSBs 0x5: 6 LSBs 0x6: 7 LSBs 0x7: 8 LSBs 0x8: 9 LSBs 0x9: 10 LSBs 0xA to 0xF: Reserved		

#### Noise Gate Enables (0x2033)

BIT	7	6	5	4	3	2	1	0	
Field	-	-	-	-	-	_	-	NOISEGAT E_EN	
Reset	-	-	-	-	-	-	-	0x0	
Access Type	_	-	-	_	_	_	_	Write, Read	
BITFIELD	BITS		DESCRIPT	ION		DECODE			
NOISEGATE _EN	0	Enables the	Enables the noise gate.			0: Noise gate disabled. 1: Noise gate enabled.			

### Clock Monitor Control (0x2038)

BIT	7	6	5	4	3	2	1	0
Field	_	CMON_BSELTOL[2:0]			CN	CMON_AU TORESTAR T_EN		
Reset	-		0b0			0x0		
Access Type	-	Write, Read			Write, Read			Write, Read

# Digital Input Class DG Amplifier with I/V Sense and Ultra-Low Quiescent Power

BITFIELD	BITS	DESCRIPTION	DECODE
CMON_BSE LTOL	6:4	The number of frames of incorrect or correct clock ratio (BCLKs per LRCLK) needed to trigger or recover from a framing error.	0x0: Trigger after 1 incorrect LRCLK frame, recover after 1 correct LRCLK frame. 0x1: Trigger after 2 incorrect LRCLK frames, recover after 16 correct LRCLK frames. 0x2: Trigger after 3 incorrect LRCLK frames, recover after 24 correct LRCLK frame. 0x3: Trigger after 4 incorrect LRCLK frames, recover after 32 correct LRCLK frames. 0x4: Trigger after 5 incorrect LRCLK frames, recover after 40 correct LRCLK frames. 0x5: Trigger after 6 incorrect LRCLK frames, recover after 48 correct LRCLK frames, recover after 7 incorrect LRCLK frames, recover after 56 correct LRCLK frames, recover after 64 correct LRCLK frames,
CMON_ERR TOL	3:1	Selects the number of incorrect or correct LRCLK periods needed to trigger or recover from a frame clock rate error.	<ul> <li>0x0: Trigger after 1 incorrect LRCLK frame, recover after 1 correct LRCLK frame.</li> <li>0x1: Trigger after 2 incorrect LRCLK frames, recover after 16 correct LRCLK frames.</li> <li>0x2: Trigger after 3 incorrect LRCLK frames, recover after 24 correct LRCLK frame.</li> <li>0x3: Trigger after 4 incorrect LRCLK frames.</li> <li>0x4: Trigger after 5 incorrect LRCLK frames.</li> <li>0x5: Trigger after 6 incorrect LRCLK frames.</li> <li>0x5: Trigger after 7 incorrect LRCLK frames.</li> <li>0x6: Trigger after 7 incorrect LRCLK frames.</li> <li>0x7: Trigger after 8 incorrect LRCLK frames.</li> <li>0x7: Trigger after 6 incorrect LRCLK frames.</li> </ul>
CMON_AUT ORESTART_ EN	0	Controls whether or not the device automatically resumes playback when the clocks become valid after the device is disabled due to a clock monitor error.	<ul><li>0: Device does not automatically restart after valid clocks are reapplied.</li><li>1: Device automatically restarts after valid clocks are reapplied.</li></ul>

### Data Monitor Control (0x2039)

BIT	7	6	5	4	3	2	1	0	
Field	_	-	DMON_MAG_THRES[1:0]		DMON_STUCK_THRES[1 :0]		DMON_DURATION[1:0]		
Reset	-	-	0:	×0	0:	0x0		x0	
Access Type	-	-	Write, Read		Write, Read		Write, Read		
BITFIELD	BITS		DESCRIPT	ION		DECODE			
DMON_MAG _THRES	5:4	Sets the dat the input PC against. If th threshold for DMON_DUF asserted.	ts the data magnitude error threshold that input PCM amplitude level is compared ainst. If the input signal is above this eshold for longer than the MON_DURATION, data monitor error is serted.			.1030dB (5 bits .0824dB (4 bits .0618dB (3 bits .0412dB (2 bits	5) 5) 5)		

# Digital Input Class DG Amplifier with I/V Sense and Ultra-Low Quiescent Power

BITFIELD	BITS	DESCRIPTION	DECODE			
DMON_STU CK_THRES	3:2	Sets the data stuck error threshold that the input PCM amplitude level is compared against. If the input signal is stuck at the same value above this threshold for longer than the DMON_DURATION, data monitor error is asserted.	0x0: 15 bits (-90.3090 dBFS) 0x1: 13 bits (-78.2678 dBFS) 0x2: 11 bits (-66.2266 dBFS) 0x3: 9 bits (-54.1854 dBFS)			
DMON_DUR ATION	1:0	Sets the time duration over which the data monitor must consecutively detect erroneous input PCM data before asserting a data monitor error.	0x0: 64ms 0x1: 256ms 0x2: 1024ms 0x3: 4096ms			

#### Enable Controls (0x203F)

BIT	7	6	5	4	3	2	1	0
Field	_	-	-	_	SPKMON_ EN	DMON_MA G_EN	DMON_ST UCK_EN	CMON_EN
Reset	-	-	-	-	0x1	0x1	0x1	0x1
Access Type	_	_	_	_	Write, Read	Write, Read	Write, Read	Write, Read

BITFIELD	BITS	DESCRIPTION	DECODE		
SPKMON_E N	3	Enable speaker protection monitor.	0x0: Disable 0x1: Enable		
DMON_MAG _EN	2	Enables the data monitor circuit to monitor PCM input data for large magnitude (DC) audio.	0: Data magnitude check disabled. 1: Data magnitude check enabled.		
DMON_STU CK_EN	1	Enables the data monitor circuit to monitor PCM input for stuck data.	0: Data stuck monitor disabled. 1: Data stuck monitor enabled.		
CMON_EN	0	Enables the clock monitor.	0: Clock monitor disabled. 1: Clock monitor enabled.		

### Pin Config (0x2040)

BIT	7	6	5 4		3		2	1	0	
Field	LV_EN_DRV[1:0]		ICC_DRV[1:0]		IF	IRQ_DRV[1:0]		DOUT_E	DOUT_DRV[1:0]	
Reset	0>	:1	0>	<b>k</b> 1		0	<b>(</b> 1	0>	<b>k</b> 1	
Access Type	Write, Read		Write, Read		,	Write, Read		Write, Read		
BITFIELD	BITS		DESCRIPT	ION			D	ECODE		
LV_EN_DRV	7:6	Configures t LV_EN.	Configures the output drive strength of LV_EN.			0x0: Reduced drive mode 0x1: Normal drive mode 0x2: High drive mode 0x3: Maximum drive mode				
ICC_DRV	5:4	Configures t	Configures the output drive strength of ICC.			): Red I: Norr ): High I: Max	uced drive mo nal drive mode drive mode imum drive mo	de ode		
IRQ_DRV	3:2	Configures t	Configures the output drive strength of IRQ.			00: Reduced drive mode 01: Normal drive mode 10: High drive mode 11: Maximum drive mode				

# Digital Input Class DG Amplifier with I/V Sense and Ultra-Low Quiescent Power

BITFIELD	BITS	DESCRIPTION	DECODE
DOUT_DRV	1:0	Configures the output drive strength of DOUT.	00: Reduced drive mode 01: Normal drive mode 10: High drive mode 11: Maximum drive mode

#### PCM Mode Config (0x2041)

BIT	7	6	5	4		3	2	1	0	
Field	PCM_CHA	ANSZ[1:0]	NSZ[1:0] PCM_FORMAT[2:0]				PCM_TX_I NTERLEAV E	PCM_CHA NSEL	PCM_TX_E XTRA_HIZ	
Reset	0x	(3	0x0				0x0	0b0	0b0	
Access Type	Write,	Write, Read Write, Read				Write, Read Write, Read Write, Re				
BITFIELD	BITS		DESCRIPT	ION			D	ECODE		
PCM_CHAN SZ	7:6	Configures t channel.	Configures the PCM data word size for each hannel.			00: Reserved 01: 16-bit 10: 24-bit 11: 32-bit				
PCM_FORM AT	5:3	Selects the	Selects the PCM data format.			0x0: I <sup>2</sup> S 0x1: Lef 0x2: Res 0x3: TD 0x4: TD 0x5: TD 0x6 to 0	Mode t-justified served M Mode 0 (0 B M Mode 1 (1 B M Mode 2 (2 B x7: Reserved	CLK delay fron CLK delay fron CLK delay fron	ו LRCLK) ו LRCLK) ו LRCLK)	
PCM_TX_IN TERLEAVE	2	Controls when assigned to interleaved of	ether or not I/V the same chan on the PCM da	sense data nel is frame ta output (DOU	IT).	0: Disable interleave mode. 1: Enable interleave mode.				
PCM_CHAN SEL	1	Selects whic (channel 0 c	ich LRCK edge starts a new frame or slot 0).			0: I <sup>2</sup> S ar new frar In TDM frame. 1: In I <sup>2</sup> S new frar In TDM frame.	nd LJ mode: Fa ne. modes: Rising and LJ mode: ne. modes: Falling	Illing LRCLK ed LRCLK edge s Rising LRCLK LRCLK edge s	dge starts a tarts a new edge starts a starts a new	
PCM_TX_EX TRA_HIZ	0	Select wheth Z during ext	ner DOUT is dr ra BCLK cycles	iven to zero or 3.	Hi-	0: Drive 1: Drive	DOUT to zero DOUT to Hi-Z	for extra BCLK for extra BCLK	cycles cycles	

### PCM Clock Setup (0x2042)

BIT	7	6	5	4	3	2	1	0
Field	-	-	-	PCM_BCLK EDGE	PCM_BSEL[3:0]			
Reset	-	-	-	0b0	0x4			
Access Type	-	-	-	Write, Read	Write, Read			

# Digital Input Class DG Amplifier with I/V Sense and Ultra-Low Quiescent Power

BITFIELD	BITS	DESCRIPTION	DECODE
PCM_BCLKE DGE	4	Selects the active BCLK edge.	<ul><li>0: Input data captured and output data valid on rising edge of BCLK.</li><li>1: Input data captured and output data valid on falling edge of BCLK.</li></ul>
PCM_BSEL	3:0	Selects the number of BCLKs per LRCLK expected by the PCM interface.	0x0 to 0x1: Reserved 0x2: 32 0x3: 48 0x4: 64 0x5: 96 0x6: 128 0x7: 192 0x8: 256 0x9: 384 0xA: 512 0xB: 320 0xC to 0xF: Reserved

#### PCM Sample Rate Setup 1 (0x2043)

BIT	7	6	5	4	3	2	1	0	
Field		IVADC_	SR[3:0]		PCM_SR[3:0]				
Reset		0:	x8		0x8				
Access Type	Write, Read Write, Read								

BITFIELD	BITS	DESCRIPTION	DECODE
IVADC_SR	7:4	Sets the sample rate of the I/V sense ADC path.	0x0: 8kHz 0x1: 11.025kHz 0x2: 12kHz 0x3: 16kHz 0x4: 22.05kHz 0x5: 24kHz 0x6: 32kHz 0x7: 44.1kHz 0x8: 48kHz 0x9: 88.2kHz 0xA: 96kHz 0xB to 0xF: Reserved
PCM_SR	3:0	Sets the sample rate of the PCM interface. This corresponds to the expected LRCLK frequency.	0x0: Reserved 0x1: Reserved 0x2: Reserved 0x3: 16kHz 0x4: 22.05kHz 0x5: 24kHz 0x6: 32kHz 0x7: 44.1kHz 0x8: 48kHz 0x9: 88.2kHz 0xA: 96kHz 0xB to 0xF: Reserved

# Digital Input Class DG Amplifier with I/V Sense and Ultra-Low Quiescent Power

### PCM RX Source (0x2044)

BIT	7	6	5	4	3 2 1 0				
Field	_	-	-	-	PCM_DAC_SOURCE[3:0]				
Reset	-	-	-	-		0:	x0		
Access Type	_	_	-	-	Write, Read				
BITFIELD	BITS		DESCRIPT	ION	DECODE				
PCM_DAC_ SOURCE	3:0	Selects the routed to the	PCM data inpu e speaker ampl	t channel that i ifier path.	at is 0x0: PCM Input Channel 0 0x1: PCM Input Channel 1 0x2: PCM Input Channel 2 : 0xE: PCM Input Channel 14 0xF: PCM Input Channel 15				

#### PCM TX Control 1 (0x2045)

BIT	7	6	5	4	3	2	1	0			
Field	-	-		PCM_VMON_SLOT[5:0]							
Reset	-	-		0x0							
Access Type	-	_		Write, Read							
BITFIELD	BITS		DESCRIPT	DESCRIPTION DECODE							
PCM_VMON _SLOT	5:0	VMON Data requires 2 sl 0 and slot 1	Output Slot Se ots. In non-TD are valid.	Output Slot Select. VMON data       0x0: Slot 00/01         ots. In non-TDM mode only, slot       0x1: Slot 02/03         are valid.       0x3E: Slot 62/63         0x3E: Slot 62/63       0x3E: Reserved							

### PCM TX Control 2 (0x2046)

BIT	7	6	5	4	3	2	1	0	
Field	-	-	PCM_IMON_SLOT[5:0]						
Reset	-	_	0x0						
Access Type	-	-	Write, Read						
BITFIELD	BITS		DESCRIPTION DECODE						
PCM_IMON_ SLOT	5:0	IMON Data requires two Slot 0 and S	Output Slot Se slots. In non-T lot 1 are valid.	Dutput Slot Select. IMON data slots. In non-TDM mode only, ot 1 are valid.0x0: Slot 00/01 0x1: Slot 01/02 0x2: Slot 02/03 0x3E: Slot 62/63 0x3E: Slot 62/63					

# Digital Input Class DG Amplifier with I/V Sense and Ultra-Low Quiescent Power

### PCM TX Control 3 (0x2047)

BIT	7	6	5	4	3	2	1	0		
Field	-	_	PCM_PVDD_SLOT[5:0]							
Reset	-	-		0x0						
Access Type	_	_		Write, Read						
BITFIELD	BITS		DESCRIPTION DECODE							
PCM_PVDD _SLOT	5:0	PVDD Data data require	(ADC) Output s s two slots.	ADC) Output Slot Select. PVDD ; two slots. (ADC) Output Slot Select. PVDD (CONTENDED OF CONTENDED OF CONTENDE OF CONTENDED OF CONTENTE OF CONTENDED OF CONTENDED OF CONTEND						

#### PCM TX Control 4 (0x2048)

BIT	7	6	5	4	3	2	1	0		
Field	_	-		PCM_VBAT_SLOT[5:0]						
Reset	_	-		0x0						
Access Type	_	_		Write, Read						
BITFIELD	BITS		DESCRIPTION DECODE							
PCM_VBAT_ SLOT	5:0	VBAT Data data require	(ADC) Output s s two slots.	ADC) Output Slot Select. VBAT         0x0: Slot 00/01 0x1: Slot 01/02 0x2: Slot 02/03 0x22 to 0x3D: 0x3E: Slot 62/63 0x3F: Reserved						

### PCM TX Control 5 (0x2049)

BIT	7	6	5	4	3	2	1	0		
Field	-	_		PCM_DHT_ATN_SLOT[5:0]						
Reset	-	_		0x0						
Access Type	_	_		Write, Read						
BITFIELD	BITS		DESCRIPTION DECODE							
PCM_DHT_A TN_SLOT	5:0	DHT Attenu DHT attenua	ation Data Outj ation data requ	tion Data Output Slot Select.         0x0: Slot 00/01           tion data requires two slots.         0x2: Slot 02/03           0x3E: Slot 62/63         0x3E: Slot 62/63						

# Digital Input Class DG Amplifier with I/V Sense and Ultra-Low Quiescent Power

### PCM TX Control 6 (0x204A)

BIT	7	6	5	4	3	2	1	0		
Field	-	-		PCM_STATUS_SLOT[5:0]						
Reset	—	-		0x0						
Access Type	_	-		Write, Read						
BITFIELD	BITS		DESCRIPT	ION		D	ECODE			
PCM_STATU S_SLOT	5:0	Chip Satus I	Byte Data Outp	vte Data Output Slot Select.         0x00: Slot 00 0x01: Slot 01 0x02 to 0x3D: 0x3E: SLOT 62 0x3F: SLOT 63						

#### PCM TX Control 7 (0x204B)

BIT	7	6	5	4	3	3 2 1 0					
Field	-	-		PCM_DSP_MONITOR_SLOT[5:0]							
Reset	-	-		0x0							
Access Type	_	_		Write, Read							
BITFIELD	BITS		DESCRIPTION DECODE								
PCM_DSP_ MONITOR_S LOT	5:0	DSP Monito montior data	r Data Output s a requires 4 slo	Slot Select. DS ts.	0x0: Slc 0x1: Slc 0x2: Slc 0x3 to 0 0x3C: S 0x3D: F 0x3E: R 0x3F: R	it 00/01/02/03 ot 01/02/03/04 ot 02/03/04/05 ix3B: slot 60/61/62/63 eserved eserved eserved	3				

#### PCM Tx HiZ Control 1 (0x204C)

BIT	7	6	5	4	3		2	1	0			
Field		PCM_TX_SLOT_HIZ[63:56]										
Reset		0xFF										
Access Type		Write, Read										
BITFIELD	BITS		DESCRIPT	ION			D	ECODE				
PCM_TX_SL OT_HIZ	7:0	Configures to transmit e	the unused PC either Hi-Z or 0.	M data output s	t slots Value: Decode 0: Output 0 on idle slots from 63 to 56 1: Output Hi-Z on slots from 63 to 56				j			

### PCM Tx HiZ Control 2 (0x204D)

BIT	7	6	5	4	3	2	1	0			
Field		PCM_TX_SLOT_HIZ[55:48]									
Reset		0xFF									
Access Type				Write,	Read						

# Digital Input Class DG Amplifier with I/V Sense and Ultra-Low Quiescent Power

BITFIELD	BITS	DESCRIPTION	DECODE
PCM_TX_SL OT_HIZ	7:0	Configures the unused PCM slots to set them to Hi-Z or 0.	0: Output 0 on idle slots from 55 to 48 1: Output Hi-Z on slots from 55 to 48

#### PCM Tx HiZ Control 3 (0x204E)

BIT	7	6	5	4	;	3 2 1 0						
Field		PCM_TX_SLOT_HIZ[47:40]										
Reset		0xFF										
Access Type		Write, Read										
BITFIELD	BITS		DESCRIPT	ION			D	ECODE				
PCM_TX_SL OT_HIZ	7:0	Configures t all to Hi-Z or	he unused PC · 0.	em 0: Output 0 on idle slots from 47 to 40 1: Output Hi-Z on slots from 47 to 40								

### PCM Tx HiZ Control 4 (0x204F)

BIT	7	6	5	4	3	2	1	0				
Field		PCM_TX_SLOT_HIZ[39:32]										
Reset		0xFF										
Access Type		Write, Read										
BITFIELD	BITS		DESCRIPT	ION		C	ECODE					
PCM_TX_SL OT_HIZ	7:0	Configures t all to Hi-Z or	he unused PC <sup>•</sup> 0.	M slots to set th	nem 0: Our 1: Our	tput 0 on idle slo tput Hi-Z on slots	ts from 39 to 32 s from 39 to 32					

### PCM Tx HiZ Control 5 (0x2050)

BIT	7	6	5	4	3	2	1	0				
Field		PCM_TX_SLOT_HIZ[31:24]										
Reset		0xFF										
Access Type		Write, Read										
BITFIELD	BITS		DESCRIPT	ION		D	ECODE					
PCM_TX_SL OT_HIZ	7:0	Configures the unused PCM slots to set them all to Hi-Z or 0.0: Output 0 on slots from 31 to 24 1: Output Hi-Z on idle slots from 31					om 31 to 24 slots from 31 to	24				

#### PCM Tx HiZ Control6 (0x2051)

BIT	7	6	5	4	3	2	1	0			
Field		PCM_TX_SLOT_HIZ[23:16]									
Reset		0xFF									
Access Type				Write,	Read						

# Digital Input Class DG Amplifier with I/V Sense and Ultra-Low Quiescent Power

BITFIELD	BITS	DESCRIPTION	DECODE
PCM_TX_SL OT_HIZ	7:0	Configures the unused PCM slots to set them all to Hi-Z or 0.	0: Output 0 on idle slots from 23 to 16 1: Output Hi-Z on slots from 23 to 16

#### PCM Tx HiZ Control 7 (0x2052)

BIT	7	6	5	4	3	3 2 1 0						
Field		PCM_TX_SLOT_HIZ[15:8]										
Reset		0xFF										
Access Type		Write, Read										
BITFIELD	BITS		DESCRIPT	ION			D	ECODE				
PCM_TX_SL OT_HIZ	7:0	Configures t all to Hi-Z or	he unused PC <sup>.</sup> 0.	M slots to set th	nem 0: 1:	9. Output 0 on slots from 15 to 8 1: Output Hi-Z on idle slots from 15 to 8						

### PCM Tx HiZ Control 8 (0x2053)

BIT	7	6	5	3	3 2 1 0						
Field		PCM_TX_SLOT_HIZ[7:0]									
Reset		0xFF									
Access Type		Write, Read									
BITFIELD	BITS		DESCRIPT	ION		D	ECODE				
PCM_TX_SL OT_HIZ	7:0	Configures t all to Hi-Z or	he unused PC	out 0 on idle slot out Hi-Z on slots	s from 7 to 0 from 7 to 0						

#### PCM TX Source Enables (0x205D)

BIT	7	6	5	4		3	2	1	0	
Field	-	PCM_STAT US_EN	PCM_DHT_ ATN_EN	PCM_VBAT _EN	PC [	M_PVD D_EN	PCM_DSP MONITOR_ EN	PCM_IMON _EN	PCM_VMO N_EN	
Reset	-	0x0	0x0	0x0		0x0	0x0	0x0	0x0	
Access Type	_	Write, Read	Write, Read	Write, Read	rite, Read Write, Read			Write, Read	Write, Read	
BITFIELD	BITS		DESCRIPT	ION		DECODE				
PCM_STATU S_EN	6	Enables tran the assigned output data mode.	nsmit of the dev d data output (I can be transmi	vice status byte DOUT) slot. Thi tted only in TD	e on is M	0: Disable device status byte transmit 1: Enable device status byte transmit				
PCM_DHT_A TN_EN	5	Enables trar attenuation (DOUT) slot transmitted	Enables transmit of the applied DHT attenuation on the assigned data output (DOUT) slot. This output data can be transmitted only in TDM mode.				0: Disable DHT attenuation data transmit 1: Enable DHT attenuation data transmit			
PCM_VBAT_ EN	4	Enables trar supply volta (DOUT) slot transmitted	nsmit of the me ge on the assig . This output da only in TDM mo	asured VBAT ned data outpu ata can be ode.	ut	0: Disab 1: Enabl	le VBAT supply le VBAT supply	y voltage data t v voltage data t	transmit ransmit	

# Digital Input Class DG Amplifier with I/V Sense and Ultra-Low Quiescent Power

BITFIELD	BITS	DESCRIPTION	DECODE
PCM_PVDD _EN	3	Enables transmit of the measured PVDD supply voltage on the assigned data output (DOUT) slot. This output data can be transmitted only in TDM mode.	0: Disable PVDD supply voltage data transmit 1: Enable PVDD supply voltage data transmit
PCM_DSPM ONITOR_EN	2	Enables transmit of the playback path DSP output data on the assigned data output (DOUT) slot.	0: Disable playback path data transmit 1: Enable playback path data transmit
PCM_IMON_ EN	1	Enables transmit of the current sense output data on the assigned data output (DOUT) slot.	0: Disable current sense data transmit 1: Enable current sense data transmit
PCM_VMON _EN	0	Enables transmit of the voltage sense output data on the assigned data output (DOUT) slot.	0: Disable voltage sense data transmit 1: Enable voltage sense data transmit

### PCM Rx Enables (0x205E)

BIT	7	6	5	4	3	2	1	0
Field	_	_	_	_	_	_	_	PCM_RX_E N
Reset	_	_	_	-	_	-	-	0b0
Access Type	-	-	-	-	_	_	_	Write, Read
BITFIELD	BITS		DESCRIPT	ION		D	ECODE	
PCM_RX_E N	0	Enables the interface.	data input (DI	N) of the PCM	0: PCM 1: PCM	data input disa data input ena	bled bled	

#### PCM Tx Enables (0x205F)

BIT	7	6	5	4		3	2	1	0
Field	-	-	_	_		_	-	_	PCM_TX_E N
Reset	-	-	-	-		-	-	-	0b0
Access Type	_	_	-	_		_	_	_	Write, Read
BITFIELD	BITS		DESCRIPTION				D	ECODE	
PCM_TX_EN	0	Enables the interface.	Enables the data output (DOUT) of the PCM interface.				data output dis data output en	abled abled	

#### ICC Rx Enables A (0x2070)

BIT	7	6	5	4	3		2	1	0
Field	ICC_RX_C H7_EN	ICC_RX_C H6_EN	ICC_RX_C H5_EN	ICC_RX_C H4_EN	ICC_RX_C H3_EN		ICC_RX_C H2_EN	ICC_RX_C H1_EN	ICC_RX_C H0_EN
Reset	0b0	0b0	0b0	0b0	0b0		0b0	0b0	0b0
Access Type	Write, Read	Write, Read	Write, Read	Write, Read	Write, Read		Write, Read	Write, Read	Write, Read
BITFIELD	BITS		DESCRIPT	ION			D	ECODE	
ICC_RX_CH 7_EN	7	Configures v accepts data	Configures whether or not the ICC interface accepts data from this channel.				eceive channel eceive channel	7 is disabled. 7 is enabled.	

# Digital Input Class DG Amplifier with I/V Sense and Ultra-Low Quiescent Power

BITFIELD	BITS	DESCRIPTION	DECODE
ICC_RX_CH 6_EN	6	Configures whether or not the ICC interface accepts data from this channel.	0: ICC receive channel 6 is disabled. 1: ICC receive channel 6 is enabled.
ICC_RX_CH 5_EN	5	Configures whether or not the ICC interface accepts data from this channel.	0: ICC receive channel 5 is disabled. 1: ICC receive channel 5 is enabled.
ICC_RX_CH 4_EN	4	Configures whether or not the ICC interface accepts data from this channel.	<ul><li>0: ICC receive channel 4 is disabled.</li><li>1: ICC receive channel 4 is enabled.</li></ul>
ICC_RX_CH 3_EN	3	Configures whether or not the ICC interface accepts data from this channel.	<ul><li>0: ICC receive channel 3 is disabled.</li><li>1: ICC receive channel 3 is enabled.</li></ul>
ICC_RX_CH 2_EN	2	Configures whether or not the ICC interface accepts data from this channel.	0: ICC receive channel 2 is disabled. 1: ICC receive channel 2 is enabled.
ICC_RX_CH 1_EN	1	Configures whether or not the ICC interface accepts data from this channel.	0: ICC receive channel 1 is disabled. 1: ICC receive channel 1 is enabled.
ICC_RX_CH 0_EN	0	Configures whether or not the ICC interface accepts data from this channel.	0: ICC receive channel 0 is disabled. 1: ICC receive channel 0 is enabled.

### ICC Rx Enables B (0x2071)

BIT	7	6	5	4		3	2	1	0	
Field	ICC_RX_C H15_EN	ICC_RX_C H14_EN	ICC_RX_C H13_EN	ICC_RX_C H12_EN	ICC H	C_RX_C 11_EN	ICC_RX_C H10_EN	ICC_RX_C H9_EN	ICC_RX_C H8_EN	
Reset	0b0	0b0	0b0	0b0		0b0	0b0	0b0	0b0	
Access Type	Write, Read	Write, Read	Vrite, Read Write, Read Write, Read Write				Write, Read	Write, Read	Write, Read	
BITFIELD	BITS		DESCRIPT	ION			DI	ECODE		
ICC_RX_CH 15_EN	7	Configures v accepts data	vhether or not t a from this char	the ICC interfac	ce	0: ICC receive channel 15 is disabled 1: ICC receive channel 15 is enabled				
ICC_RX_CH 14_EN	6	Configures v accepts data	vhether or not t a from this char	the ICC interfac	ce	0: ICC receive channel 14 is disabled 1: ICC receive channel 14 is enabled				
ICC_RX_CH 13_EN	5	Configures v accepts data	whether or not t a from this char	the ICC interfac	ce	0: ICC receive channel 13 is disabled 1: ICC receive channel 13 is enabled				
ICC_RX_CH 12_EN	4	Configures v accepts data	whether or not t a from this char	the ICC interfac	ce	0: ICC re 1: ICC re	eceive channel eceive channel	12 is disabled 12 is enabled		
ICC_RX_CH 11_EN	3	Configures v accepts data	whether or not t a from this char	the ICC interfac	ce	0: ICC re 1: ICC re	eceive channel eceive channel	11 is disabled 11 is enabled		
ICC_RX_CH 10_EN	2	Configures v accepts data	whether or not t a from this char	the ICC interfac	ce	0: ICC re 1: ICC re	eceive channel eceive channel	10 is disabled 10 is enabled		
ICC_RX_CH 9_EN	1	Configures v accepts data	Configures whether or not the ICC interface accepts data from this channel.				eceive channel eceive channel	9 is disabled 9 is enabled		
ICC_RX_CH 8_EN	0	Configures v accepts data	whether or not the from this char	the ICC interface	ce	0: ICC re 1: ICC re	eceive channel eceive channel	8 is disabled 8 is enabled		

### ICC Tx Control (0x2072)

BIT	7	6	5	4	3	2	1	0		
Field	-	_	_	ICC_DATA_ SEL	ICC_TX_DEST[3:0]					
Reset	-	-	-	0x0	0x0					
Access Type	-	-	-	Write, Read	Write, Read					
# Digital Input Class DG Amplifier with I/V Sense and Ultra-Low Quiescent Power

BITFIELD	BITS	DESCRIPTION	DECODE
ICC_DATA_ SEL	4	Select whether the ICC pin transmits DHT or thermal foldback data when PCM data word size (data width) is only 16-bits. This has no effect when the data word size is 24- or 32-bits.	0: ICC transmits DHT data. 1: ICC transmits thernmal foldback data.
ICC_TX_DE ST	3:0	Selects the device transmit channel for ICC data.	0x0: ICC Channel 0 0x1: ICC Channel 1 : 0xE: ICC Channel 14 0xF: ICC Channel 15

#### ICC Enables (0x207F)

BIT	7	6	5	4	3		2	1	0
Field	_	_	_	_	_		_	ICC_LINK_ EN	ICC_TX_EN
Reset	-	-	-	-	-		-	0b0	0x0
Access Type	_	_	-	-	_		-	Write, Read	Write, Read
BITFIELD	BITS		DESCRIPT	ION			D	ECODE	
ICC_LINK_E N	1	Enables ICC	Enables ICC link between devices.			ICC tl ICC tl	hermal link disa hermal link ena	abled Ibled	
ICC_TX_EN	0	Select wheth enabled/disa	Select whether the ICC pin transmitter is enabled/disabled.			ICC ti ICC ti	ransmit disable ransmit enable	d d	

#### Tone Generator and DC Config (0x2083)

BIT	7	6	5	4	3	3	2	1	0	
Field	-	-	TONE_AMP	LITUDE[1:0]			TONE_CO	ONFIG[3:0]		
Reset	-	-	0:	x0			0:	x4		
Access Type	_	-	Write, Read			Write, Read				
BITFIELD	BITS		DESCRIPT	ION			D	ECODE		
TONE_AMPL ITUDE	5:4	Sets the sind not used wh generator to	e wave amplitu en programmir output DC sig	ide. This registen ng the tone nals.	er is 0: 0: 0: 0:	0x0: -6dBFS 0x1: -4.8dBFS 0x2: 0dBFS 0x3: Reserved				
TONE_CON FIG	3:0	Configures t For signal or of the sampl	he output of th utput, the frequ e rate (f <sub>S</sub> ).	e tone generato iency is a divisi	0: 0: 0: 0: 0: 0: 0: 0: 0: 0:	)x0: DC )x1: DC )x2: DC )x3: DC )x3: DC )x4: 1 K )x5: fs/4 )x6: fs/6 )xE to 0	value program = 0x0000 = 0 = +FullScale/ = -FullScale/2 Hz tone at all s xF: Reserved	nmed by TONE 2 sample rates	_DC[23:0]	

# Digital Input Class DG Amplifier with I/V Sense and Ultra-Low Quiescent Power

### Tone Generator DC Level 1 (0x2084)

BIT	7	6	5	4	3	2	1	0					
Field	TONE_DC[23:16]												
Reset		0x0											
Access Type	Write, Read												
BITFIEL	_D	BITS DESCRIPTION											
TONE_DC		7:0 Sets the tone generator DC output level as a signed binary relative to full-scale.						Sets the tone generator DC output level as a signed binary relative to full- scale.					

#### Tone Generator DC Level 2 (0x2085)

BIT	7	6	5	4	3	2	1	0	
Field	TONE_DC[15:8]								
Reset		0x0							
Access Type	Write, Read								
BITFIEI	LD	BITS DESCRIPTION							
TONE_DC		7:0	Sets	Sets the tone generator DC output level as a signed binary relative to full- scale.					

### Tone Generator DC Level 3 (0x2086)

BIT	7	6	5	4	3	2	1	0	
Field	TONE_DC[7:0]								
Reset		0x0							
Access Type	Write, Read								
BITFIEI	D BITS DESCRIPTION								
TONE_DC		7:0	Sets scale	Sets the tone generator DC output level as a signed binary relative to full-scale.					

#### Tone Generator Clock Control (0x2087)

BIT	7	6	5	4	3	2	1	0
Field	-	-	_	-	_	-	-	REF_CLK_ SEL
Reset	-	_	-	-	-	-	-	0b0
Access Type	-	-	_	-	_	_	_	Write, Read
BITFIELD	BITS		DESCRIPT	ION		D	ECODE	
REF_CLK_S EL	0	Selects the	tone generator	clock source.	0: Interi 1: Exter	nal OCS_CLK mal BCLK		

# Digital Input Class DG Amplifier with I/V Sense and Ultra-Low Quiescent Power

### Tone Generator Enable (0x208F)

BIT	7	6	5	4		3	2	1	0
Field	-	_	-	-		-	-	-	TONE_EN
Reset	-	-	-	-		-	-	-	0b0
Access Type	-	_	-	-		-	-	-	Write, Read
BITFIELD	BITS		DESCRIPT	ION			D	ECODE	
TONE_EN	0	Enables the replaces the speaker am	nables the tone generator. When enabled, it eplaces the PCM interface as the input to the peaker amplifier path.			0: Tone 1: Tone	generator disa generate enab	bled. led.	

#### AMP volume control (0x2090)

BIT	7	6	5	4		3	2	1	0		
Field	-				SPK_	VOL[6:0]					
Reset	_		0x0								
Access Type	_		Write, Read								
BITFIELD	BITS	DESCRIPTION DECODE									
SPK_VOL	6:0	Sets the digital volume level of the speaker amplifier path.       0x00: 0dB         0x02: -1.0dB       0x02: -1.0dB        : (-0.5dB steps)       0x7C: -62.0dB         0x7C: -62.0dB       0x7E: -63dB         0x7E: -63dB       0x7E: -63dB									

### AMP Path Gain (0x2091)

BIT	7	6	5	4	3	2	1	0	
Field		SPK_G	AIN[3:0]			SPK_GAIN	I_MAX[3:0]		
Reset		0:	x0		0xB				
Access Type		Write,	Read			Write,	Read		

BITFIELD	BITS	DESCRIPTION	DECODE
SPK_GAIN	7:4	Sets the digital gain level of the speaker amplifier path.	0x00: 0dB 0x01: 0.5dB 0x02: 1.0dB 0x03: 1.5dB 0x04: 2.0dB 0x05: 2.5dB 0x06: 3.0dB 0x07: 3.5dB 0x08: 4.0dB 0x09: 5.0dB 0x0A: 6.0dB 0x0B to 0x0F: Reserved

# Digital Input Class DG Amplifier with I/V Sense and Ultra-Low Quiescent Power

BITFIELD	BITS	DESCRIPTION	DECODE
SPK_GAIN_ MAX	3:0	Sets the maximum peak output voltage level (V <sub>MPO</sub> ) for the speaker path (no-load). Values in dB are relative to the baseline speaker path DAC full-scale output level of 3.68dBV.	$\begin{array}{l} 0x00: 3.43V_P (4dB) \\ 0x01: 3.84V_P (5dB) \\ 0x02: 4.31V_P (6dB) \\ 0x03: 4.84V_P (7dB) \\ 0x04: 5.43V_P (8dB) \\ 0x05: 6.09V_P (9dB) \\ 0x06: 6.84V_P (10dB) \\ 0x07: 7.67V_P (11dB) \\ 0x08: 8.61V_P (12dB) \\ 0x09: 9.66V_P (13dB) \\ 0x0A: 10.84V_P (14dB) \\ 0x0B: 12.16V_P (15dB) \\ 0x0C: 13.64V_P (16dB) \\ 0x0D: 15.31V_P (17dB) \\ 0x0E: 17.17V_P (18dB) \\ 0x0F: Reserved \end{array}$

#### AMP DSP Config (0x2092)

BIT	7	6	6 5 4			3	2	1	0	
Field	_	_	SPK_SAFE _EN	SPK_VOL_ RMPDN_B YPASS	SPł RMF F	K_VOL_ PUP_BY PASS	SPK_INVE RT	SPK_DITH_ EN	SPK_DCBL K_EN	
Reset	-	-	0x1 0b0 0			0b0	0b0	0b1	0b0	
Access Type	_	– Write, Read Write, Read Write			e, Read	Write, Read	Write, Read	Write, Read		
BITFIELD	BITS		DESCRIPTION				D	ECODE		
SPK_SAFE_ EN	5	The safe mo connected to this setting is set to -18dB	The safe mode bit protects any speaker connected to the device on power up. When this setting is enabled, the amplifier output is set to -18dBFS or less.				0: Speaker safe mode disabled. 1: Speaker safe mode enabled.			
SPK_VOL_R MPDN_BYP ASS	4	Controls who volume is in shutdown ar	Controls whether the speaker amplifier path volume is internally ramped down during shutdown and during volume changes.				0: Volume ramp enabled. 1: Volume ramp bypassed.			
SPK_VOL_R MPUP_BYP ASS	3	Controls who volume is int and during v	Controls whether the speaker amplifier path volume is internally ramped up during startup and during volume changes.				ne ramp enable ne ramp bypas	ed. sed.		
SPK_INVER T	2	Inverts the s	Inverts the speaker amplifier path output.			0: Output is normal. 1: Output is inverted.				
SPK_DITH_ EN	1	Selects whe in the speak	Selects whether or not dither is applied data in the speaker amplifier path.			0: Dither disabled. 1: Dither enabled.				
SPK_DCBLK _EN	0	Controls the amplifier pat	DC blocking fi h.	lter in the spea	ker	0: DC bl 1: DC bl	ocking filter dis ocking filter en	abled. abled.		

### SSM Configuration (0x2093)

BIT	7	6	5	4	3	2	1	0
Field	-	-	-	_	SPK_SSM_ EN	SPK_SSM_MOD_INDEX[2:0]		EX[2:0]
Reset	_	_	-	-	0x0	0x5		
Access Type	_	-	-	_	Write, Read	Write, Read		

# Digital Input Class DG Amplifier with I/V Sense and Ultra-Low Quiescent Power

BITFIELD	BITS	DESCRIPTION	DECODE
SPK_SSM_E N	3	Enables spread-spectrum clocking.	0: Spread-spectrum clocking is disabled. 1: Spread-spectrum clocking is enabled.
SPK_SSM_ MOD_INDEX	2:0	Selects the modulation index for the Class-D amplifier spread-spectrum clocks. The modulation index can be varied as follows:	0x0: MMI 0x1: MMI * 5/6 0x2: MMI * 4/6 0x3: MMI * 3/6 0x4: MMI * 2/6 0x5: MMI * 1/6 0x6 to 0x7: Reserved

#### SPK Class DG Threshold (0x2094)

BIT	7	6	5	4	3	2	1	0					
Field	_	-	-	SPK_DG_THRES[4:0]									
Reset	-	-	-	0x12									
Access Type	_	_	-	Write, Read					Write, Read				
BITFIELD	BITS		DESCRIPT	ION		D	ECODE						
SPK_DG_TH RES	4:0	Sets the DG threshold (a or 0x2).	mode fixed pe ctive when SPł	eak signal level K_DG_SEL = 0	x0 0x00: 3. 0x01: 3. 0x02: 3. 0x03 to 0x1E: 0. 0x1F: 0.	8V 7V 6V 0x1D: (0.1V 6V 7V	steps)						

#### SPK Class DG Headroom (0x2095)

BIT	7	6	5 4		3	2	1	0		
Field	_	-	SPK_DG	_SEL[1:0]		SPK_DG_HEADROOM[3:0]				
Reset	_	-	0:	k1			0x7			
Access Type	-	_	Write,	Read		Write, Read				
BITFIELD	BITS		DESCRIPT	ION		DECODE				
SPK_DG_SE L	5:4	Selects the amplifier DG	he method used for speaker DG mode operation.			0x0: Class-DG mode uses a fixed peak signal level threshold (SPK_DG_THRES).         0x1: Class-DG mode uses supply headroom relative to measured VBAT voltage (SPK_DG_HEADROOM).         0x2: Class-DG mode uses the lower of fixed peak signal level threshold (SPK_DG_THRES) and VBAT supply headroom (SPK_DG_HEADROOM).         0x3: Reserved				
SPK_DG_HE ADROOM	3:0	Sets the DG measured V SPK_DG_S	mode headroo <sub>VBAT</sub> supply le EL = 0x1 or 0x	om relative to th vel (active whe 2).	0x0: 0x1: 0x2: 0x3 t 0xD: steps 0xE: 0xF:	0x0: Reserved           0x0: 0V           0x1: 0.25V           0x2: 0.5V           0x3 to           0xD: (0.25V           steps)           0xE: 3.5V           0xF: 3.75V				

# Digital Input Class DG Amplifier with I/V Sense and Ultra-Low Quiescent Power

BIT	7	6	5	4	3	2	1	0	
Field	-	-	-	-		SPK_DG_HOLD_TIME[3:0]			
Reset	-	-	-	-		0x7			
Access Type	_	-	-	-	Write, Read				
BITFIELD	BITS		DESCRIPTION DECODE						
SPK_DG_H OLD_TIME	3:0	Sets the spe time. When the DG mod time, VBAT supply.	eaker amplifier the peak signa le threshold for is selected as t	DG mode hold I level falls belo longer than thi the active ampl	0x0: 0.7 0x1: 0.2 0x2: 0.5 0x3: 1.0 0x4: 2.5 0x5: 5.0 0x6: 10 0x7: 20 s 0x8: 30 0x9: 40 0xA: 50 0xB: 12 0xC: 25 0xD: 50 0xE: 75 0xF: 1.0	5ms 25ms 5ms 0ms 5ms 0ms ms ms 5ms 50ms 00ms 0			

### SPK Class DG Hold Time (0x2096)

#### SPK Class DG Delay (0x2097)

BIT	7	6	5 4 3 2 1							
Field	-	_	SPK_DG_DELAY[5:0]							
Reset	-	-			0	x0				
Access Type	_	_	Write, Read							
BITFIELD	BITS		DESCRIPTION DECODE							
SPK_DG_DE LAY	5:0	Selects the s delay for DG audio output	speaker amplifier path signal is mode operation. Delays the by N samples (N x f <sub>S</sub> ).							

#### SPK Class DG Mode (0x2098)

BIT	7	6	5	4	3	2	1	0
Field	-	-	-	-	-	-	SPK_MODE[1:0]	
Reset	-	-	-	-	-	-	0x0	
Access Type	-	-	-	-	-	-	Write, Read	

# Digital Input Class DG Amplifier with I/V Sense and Ultra-Low Quiescent Power

BITFIELD	BITS	DESCRIPTION	DECODE
SPK_MODE	1:0	Selects the speaker amplifier operating mode.	<ul> <li>0x0: DG mode is enabled.</li> <li>0x1: DG mode is disabled and amplifier is always supplied from PVDD pin.</li> <li>0x2: DG mode is disabled and amplifier is supplied from VBAT pin when supply conditions are met.</li> <li>0x3: Reserved</li> </ul>

#### SPK Class DG VBAT Level (0x2099)

BIT	7	6	5	4	3	2	1	0
Field	-	-	-	-	-	VBATLOW_OK_LVL[2:0]		
Reset	-	-	-	-	-	0x3		
Access Type	-	-	_	-	-	Write, Read		

BITFIELD	BITS	DESCRIPTION	DECODE
VBATLOW_ OK_LVL	2:0	Sets the threshold for VBAT level below which the amplifier is forced to operate in PVDD mode only (i.e., the active amplifier supply is PVDD only).	0x0: 2.5V 0x1: 2.6V 0x2: 2.7V 0x3: 2.8V 0x4: 2.9V 0x5: 3.0V 0x6: Reserved 0x7: Reserved

#### SPK Edge Control 1 (0x209C)

BIT	7	6	5	4	3 2 1 0				
Field	-	_	-	-	SPK_SL_RATE_GMODE[3:0]				
Reset	-	-	-	-	0xA				
Access Type	_	-	-	-	Write, Read				
BITFIELD	BITS		DESCRIPT	ION		DECODE			
SPK_SL_RA TE_GMODE	3:0	These bits c FET connec in effect con	ontrol the rise t ted to the VBA trols the rise tir	time PMOS power AT supply pin. This ime at OUTx nodes 1010: Default 1111: Faster than default rise time.					

#### SPK Edge Control 2 (0x209D)

BIT	7	6	5	4	3	2	1	0	
Field		SPK_SL_R/	ATE_LS[3:0]		SPK_SL_RATE_HS[3:0]				
Reset		0:	κA		0xA				
Access Type		Write,	Read			Write,	Read		

# Digital Input Class DG Amplifier with I/V Sense and Ultra-Low Quiescent Power

BITFIELD	BITS	DESCRIPTION	DECODE
SPK_SL_RA TE_LS	7:4	.These bits control the fall time of the NMOS power FET. This in effect controls fall time at OUTx nodes.	0000: Fastest Fall time. 0001: Faster fall time than default. 1010: Default fall time. 1111: Slower fall time than default.
SPK_SL_RA TE_HS	3:0	These bits control the rise time PMOS power FET connected to the PVDD supply pin. This in effect controls rise time at OUTx nodes.	0000: Fastest rise time. 0001: Faster rise time than default. 1010: Default rise time. 1111: Slower rise time than default.

#### AMP enables (0x20AF)

BIT	7	6	5	4		3	2	1	0	
Field	_	-	-	_		-	_	SPK_FB_E N	SPK_EN	
Reset	-	I	-	-		-	-	0b0	0b0	
Access Type	_	_	-	-		_	-	Write, Read	Write, Read	
BITFIELD	BITS		DESCRIPT	ION			D	ECODE		
SPK_FB_EN	1	Enables PC speaker am	Enables PCM data output from the end of the speaker amplifier path DSP.				e 0: Speaker amplifier path DSP feedback disabled 1: Speaker amplifier path DSP feedback enabled.			
SPK_EN	0	Enables the	speaker ampli	fier path.		0: Speal 1: Speal	ker amplifier is ker amplifier is	disabled enabled		

#### Meas ADC Sample Rate (0x20B0)

BIT	7	6	5 4		3	2	1	0	
Field	-	-	MEAS_ADC_	_TEMP_SR[1: )]	MEAS_AI	DC_PVDD_SR[1: 0]	MEAS_ADC	MEAS_ADC_VBAT_SR[1: 0]	
Reset	-	-	0:	x3		0x0	0	x0	
Access Type	-	-	Write	, Read	W	rite, Read	Write	, Read	
BITFIELD	BITS		DESCRIPT	ION		0	ECODE		
MEAS_ADC_ TEMP_SR	5:4	Configures t channel of t	he sample rate he measureme	e of the thermal ont ADC.	0x0: 0x1: 0x2: 0x3:	300kHz 150kHz 75kHz 37.5kHz			
MEAS_ADC_ PVDD_SR	3:2	Configures t channel of t	he sample rate he measureme	e of the PVDD int ADC.	00: 3 01: 1 10: 7 11: 3	00kHz 50kHz 5kHz 7.5kHz			
MEAS_ADC_ VBAT_SR	1:0	Configures t channel of t	he sample rate he measureme	e of the VBAT ont ADC.	0x0: 0x1: 0x2: 0x3:	300kHz 150kHz 75kHz 37.5kHz			

# Digital Input Class DG Amplifier with I/V Sense and Ultra-Low Quiescent Power

#### Meas ADC PVDD Config (0x20B1)

BIT	7	6	5	4	3 2 1 0					
Field	_	_	_	MEAS_ADC _PVDD_FIL T_EN	MEA	MEAS_ADC_PVDD_FILT_COEFF[3:0]				
Reset	-	_	-	0x0		0>	<b>(</b> 0			
Access Type	_	_	-	Write, Read	Write, Read					
BITFIELD	BITS		DESCRIPT	ION		DI	DECODE			
MEAS ADC					0: Filter is bypassed 1: Filter is applied					
PVDD_FILT_ EN	4	Controls who PVDD chan	ether filtering is nel output.	s applied to the	0: Filter 1: Filter	is bypassed is applied				

#### Meas ADC VBAT Config (0x20B2)

BIT	7	6	5	4	3 2 1 0					
Field	-	-	-	MEAS_ADC _VBAT_FIL T_EN	MEAS_ADC_VBAT_FILT_COEFF[3:0]					
Reset	_	_	-	0x0	0x00					
Access Type	_	_	-	Write, Read	Write, Read					
BITFIELD	BITS		DESCRIPT	ION		DI	DECODE			
MEAS ADC					0: Filter is bypassed 1: Filter is applied					
VBAT_FILT_ EN	4	Controls who VBAT chann	ether filtering is nel output.	s applied to the	0: Filter 1: Filter	is bypassed is applied				

#### Meas ADC Thermal Config (0x20B3)

BIT	7	6	5	4	3	3 2 1 0				
Field	-	_	-	MEAS_ADC _TEMP_FIL T_EN	MEA	MEAS_ADC_TEMP_FILT_COEFF[3:0]				
Reset	-	_	-	0x0		0x	00			
Access Type	-	_	-	Write, Read		Write, Read				
BITFIELD	BITS		DESCRIPT	ION		D	ECODE			
MEAS_ADC_ TEMP_FILT_ EN	4	Controls whe	ether filtering is nnel output.	s applied to the	0: Filter is bypassed 1: Filter is applied					
MEAS_ADC_ TEMP_FILT_ COFFF	3:0	Sets the the bandwidth.	rmal channel lo	owpass filter	Value: Measurement ADC channel sample rate 0x5 to 0xF: Reserved					

# Digital Input Class DG Amplifier with I/V Sense and Ultra-Low Quiescent Power

### Meas ADC Readback Control 1 (0x20B4)

BIT	7	6	5	4	3	2	1	0
Field	_	_	_	_	-	MEAS_ADC _THERM_R D_MODE	MEAS_ADC _VBAT_RD _MODE	MEAS_ADC _PVDD_RD _MODE
Reset	-	-	-	-	-	0x0	0x0	0x0
Access Type	-	-	-	-	_	Write, Read	Write, Read	Write, Read
BITFIELD	BITS		DESCRIPT	ION		D	ECODE	
MEAS_ADC_ THERM_RD	2				0: Measurement ADC channel readback dat automatically updated. 1: Inititates a measurement and locks the re-			

THERM_RD _MODE	2	1: Inititates a measurement and locks the result into the measurement ADC channel readback register.
MEAS_ADC_ VBAT_RD_M ODE	1	<ul><li>0: Measurement ADC channel readback data is automatically updated.</li><li>1: Inititates a measurement and locks the result into the measurement ADC channel readback register.</li></ul>
MEAS_ADC_ PVDD_RD_ MODE	0	<ol> <li>0: Measurement ADC channel readback data is automatically updated.</li> <li>1: Inititates a measurement and locks the result into the measurement ADC channel readback register.</li> </ol>

#### Meas ADC Readback Control 2 (0x20B5)

BIT	7	6	5	4		3	2	1	0
Field	_	_	-	-		_	MEAS_ADC _THERM_R D_UPD	MEAS_ADC _VBAT_RD _UPD	MEAS_ADC _PVDD_RD _UPD
Reset	-	-	-	-		-	0x0	0x0	0x0
Access Type	_	_	_				Write Only	Write Only	Write Only
BITFIELD	BITS		DESCRIPTION				DI	ECODE	
MEAS_ADC_ THERM_RD _UPD	2	Write 1 to in the result int readback re	ititate a measu o the measure gister.	rement and loc ment ADC cha	ks nnel	0: No effect 1: Inititates a measurement and locks the result into the measurement ADC channel readback register.			
MEAS_ADC_ VBAT_RD_U PD	1	Write 1 to in the result int readback re	ititate a measu o the measure gister.	rement and loc ment ADC cha	ks nnel	el 0: No effect 1: Inititates a measurement and locks the result into the measurement ADC channel readback register.			the result eadback
MEAS_ADC_ PVDD_RD_U PD	0	Write 1 to in the result int readback re	ititate a measu o the measure gister.	rement and loc ment ADC cha	ks nnel	0: No ef 1: Initita into the register.	fect tes a measurer measurement /	nent and locks ADC channel re	the result eadback

# Digital Input Class DG Amplifier with I/V Sense and Ultra-Low Quiescent Power

#### Meas ADC PVDD Readback MSB (0x20B6)

BIT	7	6	5	4	3	2	1	0		
Field		MEAS_ADC_PVDD_DATA[8:1]								
Reset		0x0								
Access Type		Read Only								
BITFIEI	D	BITS			DE	SCRIPTION				
MEAS_ADC_PVDD_DA 7:0 Provides the measured PVDD value. To convert the 9-bit code into a r voltage, use the following:						nto a real				
			Meas	sured V <sub>PVDD</sub> (\	/) = 2.5V + ME	AS_ADC_PVD	D_DATA[8:0]	x 0.0234375V		

#### Meas ADC PVDD Readback LSB (0x20B7)

BIT	7	6	5	4	3	2	1	0
Field	_	-	-	-	_	_	-	MEAS_ADC _PVDD_DA TA[0]
Reset	-	-	-	-	_	-	-	0x0
Access Type	_	_	_	-	_	_	_	Read Only
BITFIEI	LD	BITS			DE	SCRIPTION		
MEAS_ADC_F TA	VDD_DA	0	Pr vc M	Provides the measured PVDD value. To convert the 9-bit code into a r voltage, use the following: Measured Voyop (V) = 2.5V + MEAS_ADC_PVDD_DATA(8:0)_x0.02				

#### Meas ADC VBAT Readback MSB (0x20B8)

BIT	7	6	5	4	3	2	1	0				
Field		MEAS_ADC_VBAT_DATA[8:1]										
Reset		0x0										
Access Type		Read Only										
BITFIEI	D	BITS			DE	SCRIPTION						
MEAS_ADC_V	'BAT_DA	7:0	Provi volta	Provides the measured VBAT value. To convert the 9-bit code into a real voltage, use the following:								
TA Measured VVBAT (V) = 2.5V + MEAS_ADC_VBAT_DA							T_DATA[8:0]	x 0.0234375V				

#### Meas ADC VBAT Readback LSB (0x20B9)

BIT	7	6	5	4	3	2	1	0
Field	_	_	_	_	_	_	_	MEAS_ADC _VBAT_DA TA[0]
Reset	-	-	-	-	-	-	-	0x0
Access Type	_	_	_	_	_	_	_	Read Only

# Digital Input Class DG Amplifier with I/V Sense and Ultra-Low Quiescent Power

BITFIELD	BITS	DESCRIPTION
MEAS_ADC_VBAT_DA	0	Provides the measured VBAT value. To convert the 9-bit code into a real voltage, use the following:
		Measured VVBAT (V) = 2.5V + MEAS_ADC_VBAT_DATA[8:0] x 0.0234375V

#### Meas ADC Temp Readback MSB (0x20BA)

BIT	7	6	5	4	3	2	1	0			
Field	MEAS_ADC_THERM_DATA[8:1]										
Reset		0x0									
Access Type		Read Only									
BITFIEI	LD	BITS			DE	SCRIPTION					
MEAS_ADC_THERM_       7:0       Provides the measured temperature value. To convert the 9-bit code in real temperature, use the following: Measured Temperature (°C) = (MEAS_ADC_THERM_DATA[8:0] x 1.0         MEAS_ADC_THERM_       7:0						ode into a ] x 1.0°C) -					

#### Meas ADC Temp Readback LSB (0x20BB)

BIT	7	6	5		4	3	2	1	0	
Field	-	-	_		-	_	_	_	MEAS_ADC _THERM_D ATA[0]	
Reset	-	-	-		-	-	-	-	0x0	
Access Type	_	_	_		_	_	_	_	Read Only	
BITFIEI	LD	BITS		DESCRIPTION						
MEAS_ADC_THERM_ 0 DATA 0		Provi real to Meas 167°(	des the measu emperature, us sured Temperat C	red temperatur e the following cure (°C) = (ME	e value. To coi : :AS_ADC_THE	nvert the 9-bit o	ode into a ] x 1.0°C) -			

#### Meas ADC Lowest PVDD Readback MSB (0x20BC)

BIT	7	6	5	4	3	2	1	0			
Field		LOWEST_PVDD_DATA[8:1]									
Reset		0xFF									
Access Type		Read Only									
BITFIEI	LD BITS DESCRIPTION										
LOWEST_PVDD_DATA 7:0			Provi real v Meas	Provides the lowest measured PVDD value. To convert the 9-bit code into a real voltage, use the following: Measured Voltage, (V) = 2.5V + MEAS, ADC, PVDD, DATA[8:0], x.0.0234375V							

# Digital Input Class DG Amplifier with I/V Sense and Ultra-Low Quiescent Power

### Meas ADC Lowest PVDD Readback LSB (0x20BD)

BIT	7	6	5		4	3	2	1	0
Field	_	-	_		-	_	_	-	LOWEST_P VDD_DATA [0]
Reset	_	-	-		-	-	-	-	0x1
Access Type	_	_	_		-	_	-	-	Read, Ext
BITFIE	LD	BITS				DE	SCRIPTION		
LOWEST_PVE	DD_DATA	0	F r N	Provi eal v Meas	des the lowest oltage, use the ured V <sub>PVDD</sub> (\	measured PVI following: /) = 2.5V + ME	DD value. To co AS_ADC_PVD	Divert the 9-bit	code into a x 0.0234375V

#### Meas ADC Lowest VBAT Readback MSB (0x20BE)

BIT	7	6	5	4	3	2	1	0				
Field		LOWEST_VBAT_DATA[8:1]										
Reset		0xFF										
Access Type		Read Only										
BITFIEI	LD	BITS			DE	SCRIPTION						
LOWEST_VBAT_DATA       7:0       Provides the measured VBAT value. To convert the 9-bit code int voltage, use the following:         Measured V <sub>VBAT</sub> (V) = 2.5V + MEAS_ADC_VBAT_DATA[8:0] x						to a real						

#### Meas ADC Lowest VBAT Readback LSB (0x20BF)

BIT	7	6	5		4	3	2	1	0
Field	-	-	_		_	_	-	-	LOWEST_V BAT_DATA[ 0]
Reset	-	_	-		-	-	-	-	0x1
Access Type	_	-	_		_	_	-	_	Read, Ext
BITFIEI	D	BITS				DE	SCRIPTION		
LOWEST_VBA	T_DATA	0	Prov volta Mea		des the measu ge, use the follo ured VVBAT (\	red VBAT value owing: /) = 2.5V + ME	e. To convert th AS_ADC_VBA	ne 9-bit code in .T_DATA[8:0]	to a real x 0.0234375V

#### Meas ADC Config (0x20C7)

BIT	7	6	5	4	3	2	1	0
Field	_	_	-	_	-	-	MEAS_ADC _VBAT_EN	MEAS_ADC _PVDD_EN
Reset	-	-	-	-	_	-	0x0	0x0
Access Type	-	-	-	-	-	-	Write, Read	Write, Read

# Digital Input Class DG Amplifier with I/V Sense and Ultra-Low Quiescent Power

BITFIELD	BITS	DESCRIPTION	DECODE
MEAS_ADC_ VBAT_EN	1	Manually enables the measurement ADC VBAT channel.	<ul><li>0: Do not manually enable the measurement ADC channel (may be automatically enabled).</li><li>1: Manually force the measurement ADC channel to be enabled anytime the device is in the active state.</li></ul>
MEAS_ADC_ PVDD_EN	0	Manually enables the measurement ADC PVDD channel.	<ul><li>0: Do not manually enable the measurement ADC channel (may be automatically enabled).</li><li>1: Manually force the measurement ADC channel to be enabled anytime the device is in the active state.</li></ul>

### DHT Configuration 1 (0x20D0)

BIT	7	6	5	4	3 2 1 0					
Field	_	_	-	-	DHT_VROT_PNT[3:0]					
Reset	_	_	_	-		0:	x0			
Access Type	-	_	-	_	Write, Read					
BITFIELD	BITS		DESCRIPT	ION		D	ECODE			
DHT_VROT_ PNT	3:0	Sets the DR	C rotation poin	ıt.	0x0: 0df 0x1: -10 0x2: -20 0x3: -30 0x4: -40 0x5: -50 0x6: -60 0x7: -80 0x8: -10 0x9: -12 0xA: -15 0xB: Re 0xC: Re 0xD: Re 0xE: Re 0xF: Re	BFS BFS BFS BFS BFS BFS BFS BFS BFS BFS				

#### Limiter Configuration 1 (0x20D1)

BIT	7	6	5	4	3	2	1	0
Field	_	_	-	DHT_HR[4:0]				
Reset	-	-	-		0x8			
Access Type	-	-	_	Write, Read				

# Digital Input Class DG Amplifier with I/V Sense and Ultra-Low Quiescent Power

BITFIELD	BITS	DESCRIPTION	DECODE
DHT_HR	4:0	Selects the DHT supply headroom for the DRC and limiter functions.	0x0: -20% 0x1: -17.5% 0x2: -15% 0x3: -12.5% 0x4: -10% 0x5: -7.5% 0x6: -5.0% 0x7: -2.5% 0x8: 0% 0x9: +2.5% 0xA: +5.0% 0xA: +5.0% 0xB: +7.5% 0xC: +10% 0xD: +12.5% 0xE: +15% 0xF: +17.5% 010: +20%

### Limiter Configuration 2 (0x20D2)

BIT	7	6	5	4	3	2	1	0
Field	-	_		DHT_LIM_THRESH[4:0]				DHT_LIM_ MODE
Reset	-	-		0x0				0x0
Access Type	_	_		Write, Read				Write, Read

BITFIELD	BITS	DESCRIPTION	DECODE
DHT_LIM_T HRESH	5:1	Selects the fixed threshold level for signal level limiter mode (SLL). Has no effect in signal distortion limiter mode (SDL).	00000: 0dBFS 00001: -1dBFS 00010: -2dBFS : (-1dBFS steps) 01110: -14dBFS 01111: -15dBFS 10000 to 11111: Reserved
DHT_LIM_M ODE	0	Selects whether the DHT limiter is in signal distortion or signal level limiter mode.	<ul><li>0: Signal distortion limiter mode where limiter threshold tracks supply.</li><li>1: Signal level limiter mode where limiter uses fixed thresholds.</li></ul>

### DHT Configuration 2 (0x20D3)

BIT	7	6	5	4	3	2	1	0
Field	-	-	-	-	DHT_MAX_ATN[3:0]			
Reset	-	-	-	-	0xF			
Access Type	_	_	_	_	Write, Read			

# Digital Input Class DG Amplifier with I/V Sense and Ultra-Low Quiescent Power

BITFIELD	BITS	DESCRIPTION	DECODE
DHT_MAX_A TN	3:0	Selects the maximum attenuation that can be applied to the audio signal by the DHT.	0x0: Reserved 0x1: -1dB 0x2: -2dB 0x3: -3dB 0x4: -4dB 0x5: -5dB 0x6: -6dB 0x7: -7dB 0x8: -8dB 0x9: -9dB 0xA: -10dB 0xB: -11dB 0xC: -12dB 0xD: -13dB 0xE: -14dB 0xF: -15dB

### DHT Configuration 3 (0x20D4)

BIT	7	6	5	4	3	2	1	0
Field	-	-	-	-	DHT_ATK_RATE[3:0]			
Reset	-	-	-	-	0x2			
Access Type	-	_	-	_	Write, Read			

BITFIELD	BITS	DESCRIPTION	DECODE
DHT_ATK_R ATE	3:0	Selects the DHT attack rate.	0x0: 20µs/dB 0x1: 40µs/dB 0x2: 80µs/dB 0x3: 160µs/dB 0x4: 320µs/dB 0x5: 640µs/dB 0x6: 1.28ms/dB 0x7: 2.56ms/dB 0x8: 5.12ms/dB 0x8: 5.12ms/dB 0xA: 20.48ms/dB 0xA: 20.48ms/dB 0xC: 81.92ms/dB 0xC: 81.92ms/dB 0xD: 163.84ms/dB 0xE: Reserved 0xF: Reserved

### DHT Configuration 4 (0x20D5)

BIT	7	6	5	4	3	2	1	0
Field	-	-	-	-	DHT_RLS_RATE[3:0]			
Reset	-	-	-	-	0x4			
Access Type	-	-	-	-	Write, Read			

# Digital Input Class DG Amplifier with I/V Sense and Ultra-Low Quiescent Power

BITFIELD	BITS	DESCRIPTION	DECODE
DHT_RLS_R ATE	3:0	Selects the DHT release rate.	0x0: 2ms/dB 0x1: 4ms/dB 0x2: 8ms/dB 0x3: 16ms/dB 0x4: 32ms/dB 0x5: 64ms/dB 0x6: 128ms/dB 0x7: 256ms/dB 0x8: 512ms/dB 0x8: 512ms/dB 0x9: 1.024s/dB 0xA: 2.048s/dB 0xA: 2.048s/dB 0xC: 8.192s/dB 0xD: 16.384s/dB 0xE: Reserved 0xF: Reserved

### DHT Supply Hysteresis Configuration (0x20D6)

BIT	7	6	5	4	3	2	1	0
Field	-	_	-	_	DHT_	SUPPLY_HYS	ST[2:0]	DHT_SUPP LY_HYST_ EN
Reset	-	-	-	-	0x3			0x1
Access Type	_	_	_	_	Write, Read			Write, Read

BITFIELD	BITS	DESCRIPTION	DECODE	
DHT_SUPPL Y_HYST	3:1	Selects the supply hysteresis for DHT attenuation release when supply increases.	0x0: 1 LSB 0x1: 2 LSB 0x2: 3 LSB 0x3: 4 LSB 0x4: 6 LSB 0x5: 8 LSB 0x6: 10 LSB 0x7: 12 LSB 0x8: Reserved	
DHT_SUPPL Y_HYST_EN	0	Select whether PVDD DHT hysteresis is enabled or disabled.	<ul><li>0: PVDD hysteresis is disabled.</li><li>1: PVDD hysteresis is enabled.</li></ul>	

#### DHT Enable (0x20DF)

BIT	7	6	5	4	3		2	1	0
Field	-	-	-	-	-		-	-	DHT_EN
Reset	-	-	-	-	-		-	-	0x0
Access Type	_	_	_	_	_		-	_	Write, Read
BITFIELD	BITS		DESCRIPT	ION			D	ECODE	
DHT_EN	0	Select wheth	her DHT is ena	bled or disable	or disabled. 0: DHT is disabled 1: DHT is enabled				

# Digital Input Class DG Amplifier with I/V Sense and Ultra-Low Quiescent Power

#### Measurement DSP Config (0x20E0)

BIT	7	6	5	4		3	2	1	0	
Field	_	-	-	-	_		IVADC_DIT H_EN	IVADC_I_D CBLK_EN	IVADC_V_ DCBLK_EN	
Reset	-	-	-	-		-	0b1	0b0	0b0	
Access Type	_	_	-	_		-	Write, Read	Write, Read	Write, Read	
BITFIELD	BITS		DESCRIPT	ION		DECODE				
IVADC_DITH _EN	2	Select wheth I/V sense Al	ner or not dithe DC path.	r is applied to t	he	0: Dither 1: Dither	disabled. enabled.			
IVADC_I_DC BLK_EN	1	Enables the sense ADC	e DC blocking filter in the current C path.			0: DC blocker disabled. 1: DC blocker enabled.				
IVADC_V_D CBLK_EN	0	Enables the sense ADC	DC blocking filter in the voltage path.			0: DC bl 1: DC bl	ocker disabled ocker enabled.			

#### Measurement enables (0x20E7)

BIT	7	6	5	4		3	2	1	0	
Field	-	_	-	-		-	-	IVADC_I_E N	IVADC_V_E N	
Reset	-	-	-	-		-	-	0b0	0b0	
Access Type	-	-	-	-		-	-	Write, Read	Write, Read	
BITFIELD	BITS		DESCRIPTION				DECODE			
IVADC_I_EN	1	Enables the path. When sense ADC is in the acti	speaker curren this bit is set to path is powere ve state (EN =	nt sense ADC 1, the current d up if the devi 1).	ce	0: Speaker current sense ADC path disabled. 1: Speaker current sense ADC path enabled.			isabled. nabled.	
IVADC_V_E N	0	Enables the path. When sense ADC is in the acti	speaker voltag this bit is set to path is powere ve state (EN =	ge sense ADC 0 1, the voltage d up if the devi 1).	0: Speaker voltage sense ADC path disabled. 1: Speaker voltage sense ADC path enabled.			lisabled. nabled.		

#### Auto-Restart Behavior (0x20FE)

BIT	7	6	5	4	3		2	1	0
Field	-	-	-	-	OVC_AUTO RESTART_ EN		THERM_AU TORESTAR T_EN	VBAT_AUT ORESTART _EN	PVDD_AUT ORESTART _EN
Reset	-	-	-	-	0b0		0b0	0b0	0b0
Access Type	_	_	-	-	Write, Read		Write, Read	Write, Read	Write, Read
BITFIELD	BITS		DESCRIPT	ION			DI	ECODE	
OVC_AUTO RESTART_E N	3	Controls whe is automatic overcurrent	ols whether or not the speaker amplifier omatically reenabled after an 0 urrent fault condition. 1			0: Overo 1: Overo	current recover	y is in manual r y is in auto moo	node de

# Digital Input Class DG Amplifier with I/V Sense and Ultra-Low Quiescent Power

BITFIELD	BITS	DESCRIPTION	DECODE
THERM_AU TORESTART _EN	2	Controls whether or not the device automatically returns to the active state when the die temperature recovers from thermal shutdown.	<ul><li>0: Thermal shutdown recovery is in manual mode.</li><li>1: Thermal shutdown recovery is in auto mode.</li></ul>
VBAT_AUTO RESTART_E N	1	Controls whether or not the device automatically returns to the active state when VBAT recovers from UVLO event.	0: VBAT UVLO recovery is in manual mode. 1: VBAT UVLO recovery is in auto mode.
PVDD_AUT ORESTART_ EN	0	Controls whether or not the device automatically returns to the active state when PVDD recovers from UVLO event.	0: PVDD UVLO recovery is in manual mode. 1: PVDD UVLO recovery is in auto mode.

#### Global Enable (0x20FF)

BIT	7	6	5	4		3	2	1	0
Field	-	-	-	-		-	-	-	EN
Reset	-	-	-	-		-	-	-	0x0
Access Type	-	-	-	-		-	-	-	Write, Read, Ext
BITFIELD	BITS		DESCRIPT	ION	DN DECODE				
EN	0	Disable or e except the l	Disable or enable all blocks and reset all logic except the I <sup>2</sup> C interface and control registers.			0: Devic 1: Devic	e in software s e enabled.	hutdown.	

### Revision ID (0x21FF)

BIT	7	6	5	4	3	3	2	1	0
Field		REV_ID[7:0]							
Reset				0x	41				
Access Type		Read Only							
BITFIELD	BITS DESCRIPTION DECODE								
REV_ID	7:0	Revision of t device revision	Revision of the device. Updated device revision.			0x41: Device revision			

## Digital Input Class DG Amplifier with I/V Sense and Ultra-Low Quiescent Power

### **Applications Information**

#### Layout and Grounding

Proper layout and grounding are essential for optimum performance. Use at least four PCB layers, and add thermal vias to the ground/power plane close to the device to ensure good thermal performance and high-end output power. Good grounding improves audio performance and prevents switching noise from coupling into the audio signal. Ground the power signals and the analog signals of the IC separately at the system ground plane, to prevent switching interference from corrupting sensitive analog signals. Place the recommended supply decoupling capacitors as close as possible to the IC. The PVDD to PGND connection must be kept short and should have minimum trace length and loop area to ensure optimal performance. Use wide, low-resistance output, supply and ground traces. As load impedance decreases, the current drawn from the device outputs increase. At higher current, the resistance of the output traces decreases the power delivered to the load. For example, if 2W is delivered from the speaker output to a 4 $\Omega$  load through a 100m $\Omega$  trace, 49mW is consumed in the trace. If power is delivered through a 10m $\Omega$  trace, only 5mW is consumed in the trace. Wide output, supply, and ground traces also improve the power dissipation of the device. The device is inherently designed for excellent RF immunity. For best performance, add ground fills around all signal traces on the top and bottom PCB planes. It is advisable to follow the layout of the MAX98395 EV kit as closely as possible in the application. Thermal and performance measurements shown in this data sheet were measured with a 6-layer board with 2 signal layers and 4 ground layers. As a result, the EV kit performance is likely better than what can be achieved with a JEDEC standard board.

#### **Recommended External Components**

Table 11 shows the recommended external components. See the *Typical Application Circuits* for more details.

BUMP	VALUE	SIZE	VOLTAGE RATING (V)	DIELECTRIC
PVDD	220µF ± 20%	_	35	Alum-Elec
PVDD	10µF ± 20%	0603	25	X5R
PVDD	0.1µF ± 10%	0402	25	X5R
VBAT	1µF	0201	16	X5R
VBAT	10µF	0603	25	X5R
VREFC	1µF ± 20%	0201	6.3	X5R
DVDD	1µF ± 20%	0201	6.3	X5R
DVDDIO	1µF ± 20%	0201	6.3	X5R
AVDD	1µF ± 20%	0201	6.3	X5R

### Table 11. Component List

# Digital Input Class DG Amplifier with I/V Sense and Ultra-Low Quiescent Power

## **Typical Application Circuits**

### **Typical Application Circuit**



### **Ordering Information**

PART NUMBER	TEMP RANGE	PIN-PACKAGE
MAX98395EWI+	-40°C to +85°C	28 WLP
MAX98395EWI+ T	-40°C to +85°C	28 WLP

+Denotes a lead(Pb)-free/RoHA-compliant package.

T = Tape and reel.

# Digital Input Class DG Amplifier with I/V Sense and Ultra-Low Quiescent Power

### **Revision History**

REVISION	REVISION	DESCRIPTION	PAGES
NUMBER	DATE		CHANGED
0	10/19	Initial release	—

For pricing, delivery, and ordering information, please visit Maxim Integrated's online storefront at https://www.maximintegrated.com/en/storefront/storefront.html.

Maxim Integrated cannot assume responsibility for use of any circuitry other than circuitry entirely embodied in a Maxim Integrated product. No circuit patent licenses are implied. Maxim Integrated reserves the right to change the circuitry and specifications without notice at any time. The parametric values (min and max limits) shown in the Electrical Characteristics table are guaranteed. Other parametric values quoted in this data sheet are provided for guidance.