# 

### Dual, Low-Power, 1200Mbps ATE Driver/Comparator with 35mA Load

### **General Description**

The MAX9975 dual, low-power, high-speed, pin electronics driver/comparator with 35mA load IC includes, for each channel, a three-level pin driver, a dual comparator, variable clamps, and an active load. An additional differential comparator allows comparisons between the two channels. The driver features a wide voltage range and high-speed operation, includes highimpedance and active-termination (3rd-level drive) modes, and is highly linear even at low voltage swings. The dual comparator provides low dispersion (timing variation) over a wide variety of input conditions, and differential outputs. The clamps provide damping of high-speed device-under-test (DUT) waveforms when the device is configured as a high-impedance receiver. The programmable load supplies up to 35mA of source and sink current. The load facilitates contact/continuity testing, at-speed parametric testing of IOH and IOL, and pullup of high-output-impedance devices.

The MAX9975 provides high-speed, differential control inputs and open-collector outputs with internal 50 $\Omega$  termination resistors that make it CML compatible. These features significantly reduce the discrete component count on the circuit board.

A 3-wire, low-voltage, CMOS-compatible serial interface programs the low-leakage and tri-state/terminate operational configurations of the MAX9975.

The MAX9975ARCCQ operating range is -1.5V to +6.5V. The MAX9975AZCCQ operating range is -1.0V to +7.0V. The MAX9975 features power dissipation of only 1.6W per channel. The device is available in a 100-pin, 14mm x 14mm x 0.1mm body, and 0.5mm pitch TQFP. An exposed 8mm x 8mm die pad on the top of the package facilitates efficient heat removal. The device is specified to operate with an internal die temperature of +60°C to +100°C, and features a die temperature monitor output.

### **Applications**

Medium-Performance Commodity Memory ATE

### \_Features

- Low 1.6W/Channel (typ) Power Dissipation
- Greatly Reduced Power Penalty when Load Commutated
- High Speed: 1200Mbps at 3VP-P and 1800Mbps at 1VP-P
- Programmable 35mA Active-Load Current
- Low Timing Dispersion
- Wide -1.5V to +6.5V (MAX9975AR) or -1.0V to +7.0V (MAX9975AZ) Operating Range
- Active Termination (3rd-Level Drive)
- Integrated Clamps
- Integrated Differential Comparator
- Interfaces Easily with Most Logic Families
- Internal 50Ω Termination Resistors
- Low Gain and Offset Errors
- ♦ Comparator Hysteresis Control from 0V to 15mV

### **Ordering Information**

PART	TEMP RANGE	PIN-PACKAGE
MAX9975ARCCQ	0°C to +70°C	100 TQFP-EPR**
MAX9975ARCCQ+	0°C to +70°C	100 TQFP-EPR**
MAX9975AZCCQ*	0°C to +70°C	100 TQFP-EPR**
MAX9975AZCCQ+*	0°C to +70°C	100 TQFP-EPR**

\*Future product—contact factory for availability.

\*\*EPR = Exposed pad reversed (TOP).

+Denotes lead-free package.

Pin Configuration and Selector Guide appear at end of data sheet.

### 

Maxim Integrated Products 1

For pricing, delivery, and ordering information, please contact Maxim/Dallas Direct! at 1-888-629-4642, or visit Maxim's website at www.maxim-ic.com.

### **ABSOLUTE MAXIMUM RATINGS**

MAX9975AR

MAX9975AR	
V <sub>CC</sub> to GND	0.3V to +11V
VEE to GND	
DUT_ to GND	
DHV, DLV, DTV, CHV, CLV, COM	
to GND	2.5V to +7.5V
CPHV_ to GND	1.0V to +8.5V
CPLV_to GND	
DUT Short Circuit to -1.5V to +6.5V	
MAX9975AZ	
V <sub>CC</sub> to GND	0.3V to +11.5V
V <sub>EE</sub> to GND	
DUT_ to GND	
DHV_, DLV_, DTV_, CHV_, CLV_, COM_	
to GND	2.0V to +8.0V
CPHV_ to GND	0.5V to +9.0V
CPLV_to GND	3.0V to +6.5V
DUT Short Circuit to -1.0V to +7.0V	
V <sub>CC</sub> - V <sub>EE</sub>	0.3V to +16.75V
GS to GND	±1V
LDH , LDL to GND	0.3V to +6V
DATA_, NDATA_, RCV_, NRCV_ to GND	

LDEN_, NLDEN_ to GND	2.5V to +5V
DATA_ to NDATA_, RCV_ to NRCV_, LDEN_	to NLDEN±1.5V
TDATA_, TLDEN_ to GND	2.5V to +5V
DATA_, NDATA_ to TDATA	
LDEN_, NLDEN_ to TLDEN	±2V
V <sub>CCO</sub> to GND	0.3V to +5V
SCLK, DIN, CS, RST to GND	1V to +5V
DHV_ to DLV	±10V
DHV_ to DTV	±10V
DLV_ to DTV	±10V
CHV_ or CLV_ to DUT	±10V
CH_, NCH_, CL_, NCL_ to GND	1V to +5V
HYS_ Current	1mA to +1mA
All Other Pins to GND(VEE - 0	$(V_{CC} + 0.3V)$ to ( $V_{CC} + 0.3V$ )
TEMP Current	0.5mA to +20mA
Power Dissipation ( $T_A = +70^{\circ}C$ )	
100-Pin TQFP-EPR (derate 167mW/°C	
above +70°C)	
Storage Temperature Range	
Junction Temperature	+150°C
Lead Temperature, Lead-Free (soldering, 1	
Lead Temperature, Leaded (soldering, 10s	)+300°C

\*Dissipation wattage values are based on still air with no heat sink. Actual maximum power dissipation is a function of heat-extraction techniques and may be substantially higher.

Stresses beyond those listed under "Absolute Maximum Ratings" may cause permanent damage to the device. These are stress ratings only, and functional operation of the device at these or any other conditions beyond those indicated in the operational sections of the specifications is not implied. Exposure to absolute maximum rating conditions for extended periods may affect device reliability.

### **ELECTRICAL CHARACTERISTICS**

PARAMETER	SYMBOL	CONDITIONS	MIN	ТҮР	МАХ	UNITS
POWER SUPPLIES		•				
Desitive Supply		MAX9975AR	9.5	5 9.75 10.5		V
Positive Supply	Vcc	MAX9975AZ	10.0	10.25	11.0	V
Negotive Supply		MAX9975AR	-5.25	-4.75	-4.50	V
Negative Supply	VEE	MAX9975AZ	-4.75	-4.25	-4.00	v
		$V_{LDH_} = V_{LDL_} = 0V, R_L \ge 10M\Omega$		170	190	
Positive Supply Current (Note 2)	ICC	$V_{LDH_} = V_{LDL_} = 3.5V, R_{L} = 0,$ $V_{COM_} = 1.5V, load enabled,$ driver = high impedance		250	280	mA
		$V_{LDH_} = V_{LDL_} = 0V, R_L \ge 10M\Omega$		-290	-320	
Negative Supply Current (Note 2)	IEE	$V_{LDH_} = V_{LDL_} = 3.5V, R_{L} = 0,$ $V_{COM_} = -1V$ , load enabled, driver = high impedance		-370	-410	mA
		$V_{LDH_} = V_{LDL_} = 0V$		3.2	3.6	
Power Dissipation (Notes 2, 3)	PD	$V_{LDH_} = V_{LDL_} = 3.5V, R_L = 0,$ $V_{COM_} = 1.5V, load enabled,$ driver = high impedance		3.7	4.1	W



### **ELECTRICAL CHARACTERISTICS (continued)**

PARAMETER	SYMBOL		CONDITIONS	MIN	ТҮР	MAX	UNITS
DUT_ CHARACTERISTICS							
Operating Voltage Range	14	MAX9975AR         -1.5         +6.5           MAX9975AZ         -1.0         +7.0		N/			
(Note 4)	Vdut	MAX9975AZ		-1.0		+7.0	V
Leakage Current in High-		MAX9975AR	LLEAK = 0, V <sub>DUT</sub> = -1.5V, 0V, +3V, +6.5V			±3	
Impedance Mode	IDUT	MAX9975AZ	LLEAK = 0, V <sub>DUT</sub> = -1V, 0V, +3V, +7V			±3	μA
Leakage Current in Low-Leakage		MAX9975AR	LLEAK = 1, V <sub>DUT</sub> = -1.5V, 0V, +3V, +6.5V			±15	nA
Mode		MAX9975AZ	LLEAK = 1, V <sub>DUT</sub> = -1V, 0V, +3V, +7V			±15	ΠA
Combined Capacitance	CDUT	Driver in term mode (DUT_ = DTV_)			3	5	рF
Complined Capacitalice		Driver in high-	impedance mode		5	6	Ы
Low-Leakage Enable Time		(Notes 5, 6)		<u> </u>	20		μs
Low-Leakage Disable Time		(Notes 6, 7)			0.1		μs
CONTROL AND LEVELS INPUTS							
LEVEL PROGRAMMING INPUTS	(DHV_, DLV	_, DTV_, CHV_,	, CLV_, CPHV_, CPLV_, COM	_, LDH_, L	DL_)	T	
Input Bias Current	IBIAS					±25	μΑ
Settling Time			I-scale change		1		μs
DIFFERENTIAL CONTROL INPUT	S (DATA_, M	DATA_, RCV_	, NRCV_, LDEN_, NLDEN_)				
Input High Voltage	VIH			0		3.5	V
Input Low Voltage	VIL			-0.2		+3.2	V
		Between diffe	rential inputs	±0.15		±1.00	
Differential Input Voltage	VDIFF	Between a dif termination vo	ferential input and its Itage			±1.9	V
Input Bias Current						±25	μA
Input Termination Voltage	V <sub>TDATA</sub> V <sub>TLDEN</sub>			0		+3.5	V
Input Termination Resistor		Between signation vo	al and corresponding Itage input	47.5		52.5	Ω
SINGLE-ENDED CONTROL INPU	TS ( <del>CS</del> , SCI	K, DIN, RST )		-			
Internal Threshold Reference	VTHRINT			1.05	1.25	1.45	V
Internal Reference Output Resistance	Ro				20		kΩ
External Threshold Reference	VTHR			0.43		1.73	V
Input High Voltage	VIH			V <sub>THR</sub> + 0.2		3.5	V
	VIL			-0.1		V <sub>THR</sub> -	V
Input Low Voltage	VIL					0.2	

### ELECTRICAL CHARACTERISTICS (continued)

PARAMETER	SYMBOL		CONDITIONS	MIN	ТҮР	MAX	UNITS
SERIAL INTERFACE TIMING (Fig	ure 6)						
SCLK Frequency	<b>f</b> SCLK					50	MHz
SCLK Pulse-Width High	tсн			8			ns
SCLK Pulse-Width Low	tCL			8			ns
CS Low to SCLK High Setup	tCSSO			3.5			ns
CS High to SCLK High Setup	tCSS1			3.5			ns
SCLK High to CS High Hold	tCSH1			3.5			ns
DIN to SCLK High Setup	tDS			3.5			ns
DIN to SCLK High Hold	tDН			3.5			ns
CS Pulse-Width High	tcswh			20			ns
TEMPERATURE MONITOR (TEM	P)						•
Nominal Voltage		$T_{J} = +70^{\circ}C, R$	$L \ge 10M\Omega$		3.33		V
Temperature Coefficient					+10		mV/°C
Output Resistance					20		kΩ
DRIVERS (Note 8)							•
DC OUTPUT CHARACTERISTICS	<b>(RL</b> ≥ 10MΩ	2)					
DHV_, DLV_, DTV_, Output Offset Voltage	V <sub>OS</sub>		V <sub>DHV</sub> , V <sub>DTV</sub> , V <sub>DLV</sub> v tested at +1.5V			±15	mV
		MAX9975AR	$V_{GS} = +100 mV,$ $V_{DHV_} = 6.5V + 100 mV$		±2		
Output Offset Voltage Due to			V <sub>GS</sub> = -100mV, V <sub>DLV</sub> _ = -1.5V - 100mV		±2		mV
Ground Sense	V <sub>GSOS</sub>	MAX9975AZ	$V_{GS} = +100 mV,$ $V_{DHV} = 7V + 100 mV$		±2		
		MAX9975AZ	V <sub>GS</sub> = -100mV, V <sub>DLV</sub> _ = -1V - 100mV		±2		
DHV_, DLV_, DTV_ Output-Offset Temperature Coefficient					+200		µV/°C
DHV_, DLV_, DTV_ Gain	Av	Measured with 0V and 4.5V	$V_{DHV_{-}}, V_{DLV_{-}}, and V_{DTV_{-}} at$	0.997	1.00	1.003	V/V
DHV_, DLV_, DTV_ Gain Temperature Coefficient					-50		ppm/°C
Lin		$V_{DUT_{-}} = 1.5V,$	3V (Note 9)			±5	
Linearity Error		Full range (No				±15	mV
		MAX9975AR	V <sub>DLV</sub> = 0V, V <sub>DHV</sub> = 200mV, 6.5V			±2	
DHV_ to DLV_ Crosstalk		MAX9975AZ	V <sub>DLV</sub> = 0V, V <sub>DHV</sub> = 200mV, 7V			±2	mV

### **ELECTRICAL CHARACTERISTICS (continued)**

PARAMETER	SYMBOL		CONDITIONS	MIN	ТҮР	MAX	UNITS
		MAX9975AR	V <sub>DHV</sub> = 5V, V <sub>DLV</sub> = -1.5V, +4.8V			±2	mV
DLV_ to DHV_ Crosstalk		MAX9975AZ	V <sub>DHV</sub> = 5V, V <sub>DLV</sub> = -1V, +4.8V			±2	IIIV
DTV_ to DLV_ and DHV_		MAX9975AR	$V_{DHV_} = 3V, V_{DLV_} = 0V, V_{DTV_} = -1.5V, +6.5V$			±2	mV
Crosstalk		MAX9975AZ	$V_{DHV\_} = 3V, V_{DLV\_} = 0V,$ $V_{DTV\_} = -1V, +7V$			±2	IIIV
DHV_ to DTV_ Crosstalk			$V_{DTV_{-}} = 1.5V, V_{DLV_{-}} = 0V,$ $V_{DHV_{-}} = 1.6V, 3V$ ±2		mV		
DLV_ to DTV_ Crosstalk		V <sub>DTV</sub> = 1.5V, V <sub>DLV</sub> = 0V, 1				±2	mV
DHV_, DTV_, DLV_ DC Power- Supply Rejection Ratio	PSRR	(Note 11)				±18	mV/V
Maximum DC Drive Current	IDUT_			±40		±80	mA
DC Output Resistance	R <sub>DUT</sub> _	$I_{DUT_} = \pm 30m$	A (Note 12)	47	48	49	Ω
DC Output Resistance Variation	∆R <sub>DUT_</sub>	$I_{DUT} = \pm 1m$	A, ±8mA		0.5	1	Ω
De Oulput nesistance variation		$I_{DUT} = \pm 1m$	A, ±8mA, ±15mA, ±40mA		0.75	1.5	52
DYNAMIC OUTPUT CHARACTER	RISTICS (ZL =	= <b>50</b> Ω)					-
AC Drive Current				±80			mA
		$V_{DLV} = 0V, V$	′DHV_ = 0.1V		15	22	
Drive-Mode Overshoot		$V_{DLV} = 0V, V$	′DHV_ = 1V		110	130	mV
		$V_{DLV} = 0V, V$	′DHV_ = 3V		210	370	
		$V_{DLV} = 0V, V$	'DHV_ = 0.1V		4	11	
Drive-Mode Undershoot		$V_{DLV} = 0V, V$	′DHV_ = 1V		20	65	mV
		$V_{DLV} = 0V, V$	′DHV_ = 3V		30	185	
Taura Mada Overshaat (Nata 12)		V <sub>DUT</sub> = 1.0V 10% to 90%	P-P, t <sub>R</sub> = t <sub>F</sub> = 250ps,		60	150	
Term-Mode Overshoot (Note 13)		V <sub>DUT</sub> = 3.0V 10% to 90%	⊳ <sub>-P</sub> , t <sub>R</sub> = t <sub>F</sub> = 500ps,		0		mV
T N 1 0 1		V <sub>DHV</sub> = V <sub>DT</sub>	∠_ = 1V, V <sub>DLV</sub> _ = 0V		180	250	
Term-Mode Spike		-	_ = 0V, V <sub>DHV</sub> _ = 1V		180	250	mV
		$V_{DLV_{-}} = -1.0V$			100		
High-Impedance-Mode Spike		$V_{DLV} = 0V, V$			100		mV
Settling Time to within 25mV		3V step (Note			4		ns
Settling Time to within 5mV		3V step (Note	14)		40		ns

### **ELECTRICAL CHARACTERISTICS (continued)**

PARAMETER	SYMBOL		CONDITIONS	MIN	TYP	MAX	UNITS
TIMING CHARACTERISTICS (ZL :	= 50Ω) (Note	15)					1
Prop Delay, Data to Output	<b>t</b> PDD			1.2	1.5	1.9	ns
Prop-Delay Match, tLH vs. tHL		3V <sub>P-P</sub>			±40	±100	ps
Prop-Delay Match, Drivers within Package		(Note 16)			40		ps
Prop-Delay Temperature Coefficient					+1.6		ps/°C
			lz, 0.6ns to 24.4ns pulse to 12.5ns pulse width		±25	±50	
Prop-Delay Change vs. Pulse			0.6ns to 24.4ns pulse width, ins pulse width		±25	±50	
Width		3V <sub>P-P</sub> , 40MHz, relative to 12.5	0.9ns to 24.1ns pulse width, ins pulse width		±35	±60	ps
			0Ω, 40MHz, 1.4ns to 23.6ns elative to 12.5ns pulse width		±100		
Prop-Delay Change vs. Common-		MAX9975AR	$V_{DHV} - V_{DLV} = 1V,$ $V_{DHV} = 0 \text{ to } 6V$		50	75	
Mode Voltage		MAX9975AZ	$V_{DHV} - V_{DLV} = 1V,$ $V_{DHV} = 0.5V$ to 6.5V		50	75	ps
Prop Delay, Drive to High Impedance	tpddz	$V_{DHV_} = 1.0V,$ $V_{DTV_} = 0V$	$V_{DLV\_} = -1.0V,$	1.6	2.1	2.6	ns
Prop Delay, High Impedance to Drive	tpdzd	$V_{DHV_} = 1.0V,$ $V_{DTV_} = 0V$	V <sub>DLV</sub> = -1.0V,	2.6	3.2	3.9	ns
Prop-Delay Match, tPDDZ vs. tPDZD				-1.5	-1.1	-0.7	ns
Prop-Delay Match, tPDDZ vs. tLH				0.2	0.6	1.0	ns
Prop Delay, Drive to Term	<b>t</b> PDDT	$V_{DHV} = 3V, V$	DLV_ = 0V, V <sub>DTV</sub> _ = 1.5V	1.3	1.8	2.3	ns
Prop Delay, Term to Drive	<b>t</b> PDTD	V <sub>DHV</sub> = 3V, V	DLV_ = 0V, VDTV_ = 1.5V	1.6	2.1	2.7	ns
Prop-Delay Match, tPDDT vs. tPDTD				-0.7	-0.3	+0.1	ns
Prop-Delay Match, tPDDT vs. tLH				-0.1	+0.3	+0.7	ns
DYNAMIC PERFORMANCE (ZL =	<b>50</b> Ω)						
		0.2V <sub>P-P</sub> , 10% t	o 90%	300	350	400	
		1V <sub>P-P</sub> , 10% to	90%	330	390	450	ps
Rise and Fall Time	t <sub>R</sub> , t <sub>F</sub>	2V <sub>P-P</sub>		430	500	570	
		3V <sub>P-P</sub> , 10% to	90%	500	650	750	
			0Ω, 10% to 90%	800	1000	1200	1
Rise and Fall Time Match	t <sub>R</sub> vs. t <sub>F</sub>	3V <sub>P-P</sub> , 10% to	90%		±50		ps

### **ELECTRICAL CHARACTERISTICS (continued)**

PARAMETER	SYMBOL		CONDITIONS	MIN	ТҮР	MAX	UNITS	
		0.2V <sub>P-P</sub>			550			
		1VP-P			550	630		
Minimum Pulse Width (Note 17)		2VP-P			650	$\begin{array}{c} 630 \\ 750 \\ 1000 \\ \hline \\ 1000 \\ \hline \\ 1000 \\ \hline \\ 100 \\ \hline \\ 1.3 \\ \hline 1.3 \\ \hline \\ 1.3 \\ \hline \\ 1.3 \\ \hline 1.3 $	ps	
		3VP-P			850	1000		
		$5V_{P-P}, Z_L = 50$	ΩΟΟ		1300			
		0.2V <sub>P-P</sub>			1800			
		1V <sub>P-P</sub>			1800			
Data Rate (Note 18)		2V <sub>P-P</sub>			1500	750 1000 1000 1.3 1.3 1.3 1.3 +6.5 +7.0 ±20 ±2 ±2 ±2 ±2 ±2 ±2 ±10 ±3 ±10	Mbps	
		3V <sub>P-P</sub>			1200			
		$5V_{P-P}, Z_L = 50$	ΩΟ(		800			
Dynamic Crosstalk		(Note 19)			12		mV <sub>P-P</sub>	
Rise and Fall Time, Drive to Term	tdtr, tdtf			0.6	1.0	1.3	ns	
Rise and Fall Time, Term to Drive	t <sub>TDR</sub> , t <sub>TDF</sub>		V <sub>DHV</sub> = 3V, V <sub>DLV</sub> = 0V, V <sub>DTV</sub> = 1.5V, 10% to 90%, Figure 1b (Note 20)		1.0	1.3	ns	
COMPARATORS (Note 8)		•						
COMPARATOR DC CHARACTER	ISTICS							
		MAX9975AR		-1.5		+6.5		
Input Voltage Range (Note 4)	VIN	MAX9975AZ				+7.0	V	
Differential Input Voltage	V <sub>DIFF</sub>			±8			V	
Input Offset Voltage	Vos	V <sub>DUT</sub> = 1.5V				±20	mV	
Input Offset-Voltage Temperature Coefficient					±10		µV/°C	
Common-Mode Rejection Ratio	01455	MAX9975AR	V <sub>DUT</sub> = -1.5V, +6.5V		±0.25	±2		
(Note 21)	CMRR	MAX9975AZ	V <sub>DUT</sub> = -1V, +7V	Ì	±0.25	±2	mV/V	
			V <sub>DUT</sub> = 1.5V, 3V			±3		
Linearity Error		MAX9975AR	V <sub>DUT</sub> = -1.5V, +6.5V			±10		
(Note 9)			V <sub>DUT</sub> = 1.5V, 3V			±3	mV	
		MAX9975AZ	$V_{DUT_{-}} = -1V, +7V$			±10		
Power-Supply Rejection Ratio (Note 11)	PSRR	V <sub>DUT</sub> = 1.5V			±0.035	±2	mV/V	
COMPARATOR HYSTERESIS								
		R <sub>HYS</sub> = open			0			
		$R_{HYS} = 5k\Omega$			2		mV	
Input Hysteresis		$R_{HYS} = 3.8 k\Omega$			5			
		$R_{HYS} = 2.9 k\Omega$			10			
		$\begin{array}{c c c c c c c c c c c c c c c c c c c $						

# **MAX9975**

### ELECTRICAL CHARACTERISTICS (continued)

PARAMETER	SYMBOL	CONDITIONS		MIN	TYP	MAX	UNITS
COMPARATOR AC CHARACTER	RISTICS (Note	e 22)					
	-	Term mode, t <sub>R</sub>	e = t <sub>F</sub> = 150ps	1.5	2.5		011
Bandwidth		High-impedan	ce mode	0.5	0.7		GHz
Minimum Pulse Width (Note 23)	tpw(MIN)				500	650	ps
Prop Delay	<b>t</b> PDL			0.9	1.3	1.7	ns
Prop-Delay Temperature Coefficient					+1.7		ps/°C
Prop-Delay Match, High/Low vs. Low/High					±10	±50	ps
Prop-Delay Match High vs. Low Comparator					±50		ps
Prop-Delay Match, Comparators within Package		(Note 16)			±80		ps
Prop-Delay Dispersion vs.		MAX9975AR	$V_{CHV_} = V_{CLV_} = -1.4V$ to +6.4V		40	60	60
Common-Mode Input (Note 24)		MAX9975AZ	$V_{CHV_} = V_{CLV_} = -0.9V$ to +6.9V		40	60	ps
Prop-Delay Dispersion vs.		$V_{DUT_} = 1V_{P-P}$	$_{-}$ = 0.1V to 0.9V, $_{P}$ , t <sub>R</sub> = t <sub>F</sub> = 250ps, 10% to to timing at 50% point		±40	±70	
Overdrive		$V_{DUT} = 0.2V_{F}$	$_{-}$ = 40mV to 160mV, $_{-P}$ , $t_{R}$ = $t_{F}$ = 150ps, 10% to timing at 50% point		±40	±60	ps
Prop-Delay Dispersion vs. Pulse Width		0.6ns to 24.4ns 12.5ns pulse w	s pulse width, relative to vidth		±30	±50	ps
Prop-Delay Dispersion vs. Slew Rate		0.5V/ns to 6V/r slew rate	ns slew rate, relative to 4V/ns		±30	±60	ps
			P-P, $t_R = t_F = 250$ ps, % to 90% relative to timing at		±40	±70	
Waveform Tracking 10% to 90%			P-P, t <sub>R</sub> = t <sub>F</sub> = 250ps, ce mode, 10% to 90% relative % point		±250	±350	ps
			p, t <sub>R</sub> = t <sub>F</sub> = 500ps, ce mode, 10% to 90% relative % point		±150	±200	
DUIT Slow Poto Tracking		Term mode			6		
DUT_Slew-Rate Tracking		High-impedan	ce mode		5		V/ns



### **ELECTRICAL CHARACTERISTICS (continued)**

PARAMETER	SYMBOL		CONDITIONS	MIN	TYP	MAX	UNITS
COMPARATOR LOGIC OUTPUTS	G (CH_, NCH	_, CL_, NCL_)					
V <sub>CCO</sub> _Voltage Range	Vvcco_			1.5		3.5	V
V <sub>CCO</sub> _ Current	Ivcco_				64		mA
Output Low Voltage Compliance		Set by IOL, RT	$_{\rm ERM}$ , and $V_{\rm CCO}$		-0.5		V
Output High Voltage	V <sub>OH</sub>	I <sub>CH</sub> = I <sub>NCH</sub>	$= I_{CL} = I_{NCL} = 0$	Vcco_ - 0.1	Vcco_ - 0.01	V <sub>CCO</sub> _ + 0.02	V
Output Low Voltage	V <sub>OL</sub>	ICH_ = INCH_	$= I_{CL_{-}} = I_{NCL_{-}} = 0$		V <sub>CCO</sub> _ - 0.8		V
Output Voltage Swing		ICH_ = INCH_	$= I_{CL} = I_{NCL} = 0$	760	800	840	mV
Internal Output Termination Resistor	R <sub>TERM</sub>		Single-ended measurement from $V_{CCO_{-}}$ o CH_, NCH_, CL_, NCL_			52	Ω
Differential Rise and Fall Times	t <sub>R</sub> , t <sub>F</sub>	20% to 80%			210	250	ps
CLAMPS							
Lligh Clarge Input Valtage Dange		MAX9975AR		0		7.5	V
High-Clamp Input Voltage Range	VCPH_	MAX9975AZ		0.5		8.0	V
Low-Clamp Input Voltage Range	Veri	MAX9975AR		-2.5		+5.0	V
Low-Clamp input voltage hange	VCPL_	MAX9975AZ		-2.0		+5.5	v
		MAX9975AR -	At DUT_ with $I_{DUT_} = 1mA$ , V <sub>CPHV_</sub> = 0V			±100	- mV
			At DUT_ with $I_{DUT_} = -1mA$ , V <sub>CPLV_</sub> = 0V			±100	
Clamp Offset Voltage	V <sub>OS</sub>		At DUT_ with $I_{DUT_} = 1mA$ , V <sub>CPHV</sub> = 0.5V			±100	
		MAX9975AZ	At DUT_ with $I_{DUT}$ = -1mA, V <sub>CPLV</sub> = 0V			±100	
Offset-Voltage Temperature Coefficient					±250		µV/°C
			IDUT_ = 1mA, VCPHV_ = 0V		±10		
Clamp Power-Supply Rejection	PSRR	MAX9975AR	$I_{DUT_} = -1mA, V_{CPLV_} = 0V$		±10		
Ratio (Note 11)	MAX9975AZ	$I_{DUT}$ = 1mA, $V_{CPHV}$ = 0.5V		±10		mV/V	
		IVIAA997 SAZ	$I_{DUT_} = -1mA, V_{CPLV_} = 0V$		±10		
Voltage Gain	Av			0.96		1.005	V/V
Voltage-Gain Temperature Coefficient					-30		ppm/°C

# **MAX9975**

### ELECTRICAL CHARACTERISTICS (continued)

PARAMETER	SYMBOL		CONDITIONS	MIN	ТҮР	MAX	UNITS	
		MAX9975AR	$I_{DUT_} = 1mA,$ $V_{CPLV_} = -1.5V,$ $V_{CPHV_} = 0 \text{ to } 6.5V$ $I_{DUT_} = -1mA,$ $V_{CPHV_} = 6.5V,$ $V_{OPHV_} = -1.5V \text{ to } +5.0V$		±10 ±10			
Clamp Linearity		MAX9975AZ	V <sub>CPLV</sub> = -1.5V to +5.0V I <sub>DUT</sub> = 1mA, V <sub>CPLV</sub> = -1.0V, V <sub>CPHV</sub> = 0.5V to 7.0V I <sub>DUT</sub> = -1mA,		±10		mV	
			$V_{CPHV_} = 7.0V,$ $V_{CPLV_} = -1.0V$ to +5.5V		±10			
		MAX9975AR	V <sub>CPHV</sub> = 0V, V <sub>CPLV</sub> = -1.5V, V <sub>DUT</sub> = 6.5V	40	80			
Short Circuit Output Ourcont	ISCDUT	MAX9975An	V <sub>CPHV</sub> = 6.5V, V <sub>CPLV</sub> = 5.0V, V <sub>DUT</sub> = -1.5V	-80	-40		mA	
Short-Circuit Output Current		MAX9975AZ	V <sub>CPHV</sub> = 0.5V, V <sub>CPLV</sub> = -1.0V, V <sub>DUT</sub> = 7.0V	40	80			
		MAA9973AZ	V <sub>CPHV</sub> = 7.0V, V <sub>CPLV</sub> = 5.5V, V <sub>DUT</sub> = -1.0V	-80	-40	53		
Clamp DC Impedance	Rout	$V_{CPHV} = 3V,$ $I_{DUT} = \pm 5mA$		48		53	Ω	
		MAX9975AR	V <sub>CPHV</sub> = 2.5V, V <sub>CPLV</sub> = -1.5V I <sub>DUT</sub> = 10mA, 20mA, 30mA		1.5	53		
		MAA997SAN	V <sub>CPHV</sub> = 6.5V V <sub>CPLV</sub> = 2.5V, I <sub>DUT</sub> = -10mA, -20mA, -30mA		1.5			
Clamp DC Impedance Variation			V <sub>CPHV</sub> = 2.5V, V <sub>CPLV</sub> = -1.0V I <sub>DUT</sub> = 10mA, 20mA, 30mA		1.5		Ω	
		MAX9975AZ	V <sub>CPHV</sub> = 7.0V V <sub>CPLV</sub> = 2.5V, I <sub>DUT</sub> = -10mA, -20mA, -30mA		1.5			

### **ELECTRICAL CHARACTERISTICS (continued)**

PARAMETER	SYMBOL		CONDITIONS	}	MIN	ТҮР	MAX	UNITS
ACTIVE LOAD (V <sub>COM</sub> = 1.5V, R <sub>L</sub>	> 1MΩ, driv	er in high-impe	dance mode,	unless otherwis	se noted)			1
		MAX9975AR			-1.0		+6.0	
COM_ Voltage Range	VCOM_	MAX9975AZ			-0.5		+6.5	V
Differential Voltage Range		VDUT VCOM_		-7.5		+7.5	V	
COM_ Offset Voltage	VOS	ISOURCE = ISIN	NK = 20mA				±100	mV
Offset-Voltage Temperature Coefficient						+100		µV/∘C
COM_ Voltage Gain	Av	V <sub>COM</sub> = 0, 4.5	5V, Isource =	I <sub>SINK</sub> = 20mA	0.98		1.00	V/V
Voltage-Gain Temperature Coefficient						-10		ppm/°C
COM_ Linearity Error (Note 10)		MAX9975AR	V <sub>COM</sub> = -1V I <sub>SOURCE</sub> = I <sub>S</sub>			±3	±15	mV
COM_ Linearity Error (Note TO)		MAX9975AZ	$V_{COM}$ = -0.5V, +6.5V I <sub>SOURCE</sub> = I <sub>SINK</sub> = 20mA			±3	±15	IIIV
COM_ Output Voltage Power- Supply Rejection Ratio	PSRR	V <sub>COM</sub> = 2.5V ISOURCE = ISIN		te 11)			±10	mV/V
				ISOURCE = ISINK = 35mA	30			
Output Resistance, Sink or	Ro	$V_{DUT_{-}} = -1.5V$ $V_{COM_{-}} = +6.0$	, +2V with	ISOURCE = ISINK = 1mA	500			kΩ
Source	no	MAX9975AZ		ISOURCE = ISINK = 35mA	30			K52
		$V_{DUT_} = -1.0V$ $V_{COM_} = +6.5$		ISOURCE = I <sub>SINK</sub> = 1mA	500			
Output Resistance, Linear Region	Ro	$I_{DUT_} = \pm 33.23$ $I_{SOURCE} = I_{SIN}$ verified by dea	<sub>NK</sub> = 35mA, V <sub>C</sub>	OM_ = 2.5V		11	18	Ω
Deadband		$V_{COM} = 2.5V$	, 95% Isource	to 95% I <sub>SINK</sub>		700	1000	mV
SOURCE CURRENT (V <sub>DUT</sub> = 4.5	V)							
Maximum Source Current		$V_{LDL} = 3.8V$			36		40	mA
Source Programming Gain	A <sub>TC</sub>	$V_{LDL} = 0.2V$ ,	$3V, V_{LDH} = 0$	.1V	9.75	10	10.25	mA/V
Source Current Offset (Combined Offset of LDL_ and GS)	IOS	$V_{LDL} = 200 \text{mV}$		-1000		0	μA	
Source-Current Temperature Coefficient		ISOURCE = 35mA			-15		µA/°C	
Source-Current Power-Supply	חססם	I <sub>SOURCE</sub> = 25r	nA				±60	
Rejection Ratio	PSRR	ISOURCE = 35r	nA				±84	μA/V
Source Current Linearity (Note 05)		$V_{LDL} = 100m^3$	V, 1V, 2.25V				±60	
Source Current Linearity (Note 25)		$V_{LDL_} = 3V$					±130	μA

### **ELECTRICAL CHARACTERISTICS (continued)**

PARAMETER	SYMBOL		CONDITIONS	5	MIN	ТҮР	MAX	UNITS	
SINK CURRENT (V <sub>DUT</sub> = -1.5V	, MAX9975AR;	V <sub>DUT</sub> = -1.0V	, MAX9975AZ)	)					
Maximum Sink Current		$V_{LDH} = 3.8V$	$V_{LDH_} = 3.8V$		-40		-36	mA	
Sink Programming Gain	ATC	V <sub>LDH</sub> = 0.2V, 3V, V <sub>LDL</sub> = 0.1V			-10.25	-10	-9.75	mA/V	
Sink Current Offset (Combined Offset of LDH_ and GS)	los	$V_{LDH_} = 200m$	۱V		0		1000	μA	
Sink-Current Temperature Coefficient		I <sub>SINK</sub> = 35mA				+8		µA/°C	
Sink-Current Power-Supply	0000	I <sub>SINK</sub> = 25mA					±60		
Rejection Ratio	PSRR	Isink = 35mA					±84	µA/V	
		$V_{LDH} = 100m$	ιV, 1V, 2.25V				±60		
Sink Current Linearity (Note 25)		$V_{LDH_} = 3V$					±130	μA/V	
GROUND SENSE									
GS Voltage Range	V <sub>GS</sub>	Verified by GS	common-moc	le error test	-250		+250	mV	
GS Common-Mode Error			V <sub>DUT</sub> = -1.5 V <sub>GS</sub> = ±250r V <sub>LDH</sub> - V <sub>GS</sub>	nV,			±20		
		MAX9975AR	V <sub>DUT</sub> = +4.5 V <sub>GS</sub> = ±250r V <sub>LDL</sub> - V <sub>GS</sub>	nV,			±20		
			$V_{DUT_} = -1V,$ $V_{GS} = \pm 250r$ $V_{LDH_} - V_{GS}$	nV,			±20	μA	
		MAX9975AZ	$V_{DUT_{-}} = +4.5V,$ $V_{GS} = \pm 250mV,$ $V_{LDL_{-}} - V_{GS} = 0.2V$				±20		
GS Input Bias Current		$V_{GS} = 0V$	1				±25	μA	
AC CHARACTERISTICS (ZL = 5	0Ω to GND)	•						•	
Frankla Times (Nata 20)	t	ISOURCE = 10mA, V <sub>COM</sub> = -1V		2.7	3.5	4.3			
Enable Time (Note 26)	ten	ISINK = 10mA,	$V_{COM} = 1V$		2.7	3.5	4.3	ns	
Diachla Tima (Nata 26)	tava	$I_{\text{SOURCE}} = 10r$	mA, V <sub>COM</sub> = <sup>-</sup>	1V	1.5	2	2.5		
Disable Time (Note 26)	tDIS	I <sub>SINK</sub> = 10mA,	$V_{COM} = -1V$		1.5	2	2.5	ns	
				To 10%		15			
Current Settling Time on		ISOURCE = ISIN	NR - 111A	To 1.5%		50		1	
Commutation (Note 27)			m = 20 m	To 10%		3	5	ns	
		ISOURCE = ISIN		To 1.5%		15			
Spike During Enable/Disable Transition		ISOURCE = ISIN	NK = 35mA, VC	:0M_ = 0V		200	300	mV	

### **ELECTRICAL CHARACTERISTICS (continued)**

- Note 1: All minimum and maximum DC measurements and driver 3V rise- and fall-time test limits are 100% production tested. All other test limits are guaranteed by design. Tests are performed at nominal supply voltages, unless otherwise noted.
- Note 2: Total for dual device at worst-case setting.
- Note 3: Does not include above ground internal dissipation of the comparator outputs. Additional power dissipation is typically (64mA x V<sub>VCCO</sub>).
- Note 4: Externally forced voltages may exceed this range provided that the Absolute Maximum Ratings are not exceeded.
- Note 5: Transition time from LLEAK being asserted to leakage current dropping below specified limits.
- Note 6: Based on simulation results only.
- Note 7: Transition time from LLEAK being deasserted to output returning to normal operating mode.
- Note 8: With the exception of offset and gain/CMRR tests, reference input values are calibrated for offset and gain.
- Note 9: Relative to straight line between 0 and 4.5V.
- Note 10: Specifications measured at the endpoints of the full range. Full range for the MAX9975AR is  $-1.3V \le V_{DHV} \le +6.5V$ ,  $-1.5V \le V_{DLV} \le +6.3V$ ,  $-1.5V \le V_{DTV} \le +6.3V$ ,  $-1.5V \le V_{DTV} \le +6.5V$ . Full range for the MAX9975AZ is  $-0.8V \le V_{DHV} \le +7V$ ,  $-1V \le V_{DLV} \le +6.8V$ ,  $-1V \le V_{DTV} \le +7V$ .
- Note 11: Change in offset voltage with power supplies independently set to their minimum and maximum values.
- Note 12: Nominal target value is  $48\Omega$ . Contact factory for alternate trim selections within the  $45\Omega$  to  $51\Omega$  range.
- Note 13:  $V_{DTV_}$  = midpoint of voltage swing,  $R_S$  = 50 $\Omega$ . Measurement is made using the comparator.
- Note 14: Measured from the crossing point of DATA\_ inputs to the settling of the driver output.
- Note 15: Prop delays are measured from the crossing point of the differential input signals to the 50% point of the expected output swing. Rise time of the differential inputs DATA\_ and RCV\_ are 250ps (10% to 90%).
- **Note 16:** Rising edge to rising edge or falling edge to falling edge.
- Note 17: Specified amplitude is programmed. At this pulse width, the output reaches at least 90% of its nominal (DC) amplitude. The pulse width is measured at DATA\_.
- Note 18: Specified amplitude is programmed. Maximum data rate is specified in transitions per second. A square wave that reaches at least 90% of its programmed amplitude may be generated at one-half of this frequency.
- Note 19: Crosstalk from either driver to the other. Aggressor channel is driving  $3V_{P-P}$  into a 50 $\Omega$  load. Victim channel is in term mode with  $V_{DTV}$  = +1.5V.
- **Note 20:** Indicative of switching speed from DHV\_ or DLV\_ to DTV\_ and DTV\_ to DHV\_ or DLV\_ when V<sub>DLV</sub> < V<sub>DTV</sub> < V<sub>DHV</sub>. If V<sub>DTV</sub> < V<sub>DLV</sub> or V<sub>DTV</sub> > V<sub>DHV</sub>, switching speed is degraded by a factor of approximately 3.
- Note 21: Change in offset voltage over the input range.
- **Note 22:** Unless otherwise noted, all propagation delays are measured at 40MHz,  $V_{DUT}$  = 0 to +1V,  $V_{CHV}$  =  $V_{CLV}$  = +0.5V, t<sub>R</sub> = t<sub>F</sub> = 250ps, Z<sub>S</sub> = 50 $\Omega$ , driver in term mode with  $V_{DTV}$  = +0.5V. Comparator outputs are terminated with 50 $\Omega$  to 0.9V and  $V_{CCO}$  = 1.8V. Measured from  $V_{DUT}$  crossing calibrated CHV\_/CLV\_ threshold to crossing point of differential outputs.
- **Note 23:** At this pulse width, the output reaches at least 90% of its DC voltage swing. The pulse width is measured at the crossing points of the differential outputs.
- Note 24:  $V_{DUT}$  = 200m $V_{P-P}$ . Overdrive = 100mV.
- Note 25: Relative to segmented interpolations between 200mV, 2V, 2.5V, and 3.5V.
- **Note 26:** Measured from crossing of LDEN\_ inputs to the 50% point of the output current change.
- **Note 27:**  $V_{COM} = 1V$ ,  $R_S = 50\Omega$ , driving voltage = 1.55V to 0.45V transition and 0.45V to 1.55V transition (at 1mA) or +2.5V to -0.5V transition and -0.5V to +2.5V transition (at 20mA). Settling time is measured from  $V_{DUT}$  = 1V to I<sub>SINK</sub>/I<sub>SOURCE</sub> settling within specified tolerance.





Figure 1. Drive-to-Term and Term-to-Drive Rise and Fall Times

# **MAX9975**




 $(MAX9975AR: V_{CC} = +9.75V, V_{EE} = -4.75V, V_{CPHV} = +7.2V, V_{CPLV} = -2.2V. MAX9975AZ: V_{CC} = +10.25V, V_{EE} = -4.25V, V_{CPHV} = +7.7V, V_{CPLV} = -1.7V. V_{CCO} = +1.8V, V_{LDH} = V_{LDL} = 0V, V_{GS} = 0V, R_{HYS} = open, R_{DUT} trimmed to 50\Omega, T_J = +85°C, unless otherwise noted.)$ 

Typical Operating Characteristics

### Typical Operating Characteristics (continued)

(MAX9975AR: VCC = +9.75V, VEE = -4.75V, VCPHV = +7.2V, VCPLV = -2.2V. MAX9975AZ: VCC = +10.25V, VEE = -4.25V, VCPHV = +7.7V,  $V_{CPLV} = -1.7V$ .  $V_{CCO} = +1.8V$ ,  $V_{LDH} = V_{LDL} = 0V$ ,  $V_{GS} = 0V$ ,  $R_{HYS} = open$ ,  $R_{DUT}$  trimmed to  $50\Omega$ ,  $T_J = +85^{\circ}C$ , unless otherwise noted.)





**MAX9975** 


### Typical Operating Characteristics (continued)


(MAX9975AR: VCC = +9.75V, VEE = -4.75V, VCPHV\_ = +7.2V, VCPLV\_ = -2.2V. MAX9975AZ: VCC = +10.25V, VEE = -4.25V, VCPHV\_ = +7.7V,  $V_{CPLV} = -1.7V$ .  $V_{CCO} = +1.8V$ ,  $V_{LDH} = V_{LDL} = 0V$ ,  $V_{GS} = 0V$ ,  $R_{HYS} = open$ ,  $R_{DUT}$  trimmed to  $50\Omega$ ,  $T_J = +85^{\circ}C$ , unless otherwise noted.)

#### **CROSSTALK TO DUT\_ FROM** DLV\_WITH DUT\_ = DHV\_ 2.0 2.0 $V_{DHV} = 5V$ $V_{DTV} = 1.5V$ 1.5 1.5 MAX9975AR 1.0 1.0 ERROR (mV) ERROR (mV) 0.5 0.5 0 0 VDUT VDUT -0.5 -0.5 -1.0 -1.0-1.5 -1.5 NORMALIZED AT V<sub>DLV</sub> = 0V -2.0 -2.0 -1.5 -0.5 0.5 1.5 2.5 3.5 4.5 5.5 6.5 V<sub>DLV</sub> (V)










**CROSSTALK TO DUT\_ FROM** DLV WITH DUT = DTV



**DRIVER OFFSET vs. TEMPERATURE** 

NORMALIZED AT T.I = +85°C

90 95 100

75 80 85

TEMPERATURE (°C)

1.0

0.8

0.6 0.4

0.2


-0.4

-0.6

-0.8

-1.0


60 65 70




**CROSSTALK TO DUT\_ FROM** 

 $V_{DTV}(V)$ 

**CROSSTALK TO DUT FROM** DHV\_ WITH DUT\_ = DTV\_



**DRIVER OUTPUT-VOLTAGE ERROR** vs. GROUND-SENSE VOLTAGE






**MAX9975** 

### **Typical Operating Characteristics (continued)**


 $(MAX9975AR: V_{CC} = +9.75V, V_{EE} = -4.75V, V_{CPHV} = +7.2V, V_{CPLV} = -2.2V. MAX9975AZ: V_{CC} = +10.25V, V_{EE} = -4.25V, V_{CPHV} = +7.7V, V_{CPLV} = -1.7V. V_{CCO} = +1.8V, V_{LDH} = V_{LDL} = 0V, V_{GS} = 0V, R_{HYS} = open, R_{DUT} trimmed to 50\Omega, T_J = +85°C, unless otherwise noted.)$ 



/M/XI/M \_\_\_\_

### Typical Operating Characteristics (continued)

(MAX9975AR: VCC = +9.75V, VEE = -4.75V, VCPHV\_ = +7.2V, VCPLV\_ = -2.2V. MAX9975AZ: VCC = +10.25V, VEE = -4.25V, VCPHV\_ = +7.7V,  $V_{CPLV} = -1.7V$ .  $V_{CCO} = +1.8V$ ,  $V_{LDH} = V_{LDL} = 0V$ ,  $V_{GS} = 0V$ ,  $R_{HYS} = open$ ,  $R_{DUT}$  trimmed to  $50\Omega$ ,  $T_J = +85^{\circ}C$ , unless otherwise noted.)




**MAX9975** 

18

### **Typical Operating Characteristics (continued)**


 $(MAX9975AR: V_{CC} = +9.75V, V_{EE} = -4.75V, V_{CPHV} = +7.2V, V_{CPLV} = -2.2V. MAX9975AZ: V_{CC} = +10.25V, V_{EE} = -4.25V, V_{CPHV} = +7.7V, V_{CPLV} = -1.7V. V_{CCO} = +1.8V, V_{LDH} = V_{LDL} = 0V, V_{GS} = 0V, R_{HYS} = open, R_{DUT} trimmed to 50\Omega, T_J = +85°C, unless otherwise noted.)$ 



**MAX9975** 

### Typical Operating Characteristics (continued)

(MAX9975AR: VCC = +9.75V, VEE = -4.75V, VCPHV\_ = +7.2V, VCPLV\_ = -2.2V. MAX9975AZ: VCC = +10.25V, VEE = -4.25V, VCPHV\_ = +7.7V, V<sub>CPLV</sub> = -1.7V. V<sub>CCO</sub> = +1.8V, V<sub>LDH</sub> = V<sub>LDL</sub> = 0V, V<sub>GS</sub> = 0V, R<sub>HYS</sub> = open, R<sub>DUT</sub> trimmed to 50Ω, T<sub>J</sub> = +85°C, unless otherwise noted.)





**MAX9975** 

20


### Typical Operating Characteristics (continued)


(MAX9975AR: V<sub>CC</sub> = +9.75V, V<sub>EE</sub> = -4.75V, V<sub>CPHV</sub> = +7.2V, V<sub>CPLV</sub> = -2.2V. MAX9975AZ: V<sub>CC</sub> = +10.25V, V<sub>EE</sub> = -4.25V, V<sub>CPHV</sub> = +7.7V, V<sub>CPLV</sub> = -1.7V. V<sub>CCO</sub> = +1.8V, V<sub>LDH</sub> = V<sub>LDL</sub> = 0V, V<sub>GS</sub> = 0V, R<sub>HYS</sub> = open, R<sub>DUT</sub> trimmed to 50Ω, T<sub>J</sub> = +85°C, unless otherwise noted.)













- B: SAME AS A EXCEPT DRIVER DISABLED HIGH IMPEDANCE AND LOAD ENABLED
- C: SAME AS B EXCEPT ISOURCE = ISINK = 35mA,
- $V_{COM} = -1V, R_L = 0$ D: SAME AS C EXCEPT LOW-LEAKAGE MODE ASSERTED



### SUPPLY CURRENT IEE vs. TEMPERATURE



21

**Pin Description** 

		Pin Descriptio
PIN	NAME	FUNCTION
1	TEMP	Temperature Monitor Output
2, 9, 12, 14, 17, 24, 35, 45, 46, 60, 80, 81, 91	VEE	Negative Power-Supply Input
3, 5, 10, 16, 21, 23, 25, 34, 43, 44, 82, 83, 92	GND	Ground Connection
4, 11, 15, 22, 33, 41, 42, 66, 84, 85, 93	V <sub>CC</sub>	Positive Power-Supply Input
6, 8, 18, 20, 54, 72	N.C.	No Connection. Do not connect.
7	DUT1	Channel 1 DUT Input/Output. Combined I/O for driver, comparator, clamp, and load.
13	GS	Ground Sense. GS is the ground reference for LDH_ and LDL
19	DUT2	Channel 2 DUT Input/Output. Combined I/O for driver, comparator, clamp, and load.
26	CLV2	Channel 2 Low-Comparator Reference Input
27	CHV2	Channel 2 High-Comparator Reference Input
28	DLV2	Channel 2 Driver-Low Reference Input
29	DTV2	Channel 2 Driver-Termination Reference Input
30	DHV2	Channel 2 Driver-High Reference Input
31	CPLV2	Channel 2 Low-Clamp Reference Input
32	CPHV2	Channel 2 High-Clamp Reference Input
36	NCH2	Channel 2 High-Comparator Output. Differential output of channel 2 high comparator.
37	CH2	
38	VCCO2	Channel 2 Collector Voltage Input. Voltage input for channel 2 comparator output termination resistors. Provides pullup voltage and current for the output termination resistors.
39	NCL2	
40	CL2	Channel 2 Low-Comparator Output. Differential output of channel 2 low comparator.
47	COM2	Channel 2 Active-Load Commutation-Voltage Reference Input

**MAX9975** 

### **Pin Description (continued)**


PIN	NAME	FUNCTION
48	LDL2	Channel 2 Active-Load Source-Current Reference Input
49	LDH2	Channel 2 Active-Load Sink-Current Reference Input
50	HYS2	Channel 2 Hysteresis Input for Single-Ended Compare Mode. See HYS1 when in differential compare mode. Nominal $V_{HYS2} = -1V$ .
51	TDATA2	Channel 2 Data-Termination Voltage Input. Termination voltage input for the DATA2 and NDATA2 differential inputs.
52	NDATA2	Channel 2 Multiplexer Control Inputs. Differential controls DATA2 and NDATA2 select driver 2's
53	DATA2	input from DHV2 or DLV2. Drive DATA2 above NDATA2 to select DHV2. Drive NDATA2 above DATA2 to select DLV2.
55	NRCV2	Channel 2 Multiplexer Control Inputs. Differential controls RCV2 and NRCV2 place channel 2 in
56	RCV2	receive mode. Drive RCV2 above NRCV2 to place channel 2 into receive mode. Drive NRCV2 above RCV2 to place channel 2 into drive mode.
57	TLDEN2	Channel 2 Load-Enable Termination Voltage Input. Termination voltage input for the LDEN2 and NLDEN2 differential inputs.
58	NLDEN2	Channel 2 Multiplexer Control Inputs. Differential controls LDEN2 and NLDEN2 enable/disable the
59	LDEN2	active load. Drive LDEN2 above NLDEN2 to enable the channel 2 active load. Drive NLDEN2 above LDEN2 to disable the channel 2 active load.
61	RST	Reset Input. Asynchronous reset input for the serial register. RST is active low.
62	CS	Chip-Select Input. Serial port activation input. CS is active low.
63	THR	Single-Ended Logic Threshold. Leave THR unconnected to set the threshold to +1.25V or force THR to a desired threshold voltage.
64	SCLK	Serial Clock Input. Clock for serial port.
65	DIN	Data Input. Serial port data input.
67	LDEN1	Channel 1 Multiplexer Control Inputs. Differential controls LDEN1 and NLDEN1 enable/disable the
68	NLDEN1	active load. Drive LDEN1 above NLDEN1 to enable the channel 1 active load. Drive NLDEN1 above LDEN1 to disable the channel 1 active load.
69	TLDEN1	Channel 1 Load-Enable Termination Voltage Input. Termination voltage input for the LDEN1 and NLDEN1 differential inputs.

### Pin Description (continued)

PIN	NAME	FUNCTION			
70	RCV1	Channel 1 Multiplexer Control Inputs. Differential controls RCV1 and NRCV1 place channel 1 in			
71	NRCV1	<ul> <li>receive mode. Drive RCV1 above NRCV1 to place channel 1 into receive mode. Drive NRCV1 above RCV1 to place channel 1 into drive mode.</li> </ul>			
73	DATA1	Channel 1 Multiplexer Control Inputs. Differential controls DATA1 and NDATA1 select driver 1's			
74	NDATA1	input from DHV1 or DLV1. Drive DATA1 above NDATA1 to select DHV1. Drive NDATA1 above DATA1 to select DLV1.			
75	TDATA1	Channel 1 Data-Termination Voltage Input. Termination voltage input for the DATA1 and NDATA1 differential inputs.			
76	HYS1	Channel 1 Hysteresis Input for Single-Ended Compare Mode. Channel 1 and channel 2 hysteresis input for differential compare mode. Nominal $V_{HYS1} = -1V$ .			
77	LDH1	Channel 1 Active-Load Sink-Current Reference Input			
78	LDL1	Channel 1 Active-Load Source-Current Reference Input			
79	COM1	Channel 1 Active-Load Commutation-Voltage Reference Input			
86	CL1	Channel 1 Law Comparator Output Differential subsut of shannel 1 Jaw comparator			
87	NCL1	Channel 1 Low-Comparator Output. Differential output of channel 1 low comparator.			
88	V <sub>CCO1</sub>	Channel 1 Collector Voltage Input. Voltage input for channel 1 comparator output termination resistors. Provides pullup voltage and current for the output termination resistors.			
89	CH1	Channel 1 Link Componenter Output Differential output of channel 1 kick componenter			
90	NCH1	Channel 1 High-Comparator Output. Differential output of channel 1 high comparator.			
94	CPHV1	Channel 1 High-Clamp Reference Input			
95	CPLV1	Channel 1 Low-Clamp Reference Input			
96	DHV1	Channel 1 Driver-High Reference Input			
97	DTV1	Channel 1 Driver-Termination Reference Input			
98	DLV1	Channel 1 Driver-Low Reference Input			
99	CHV1	Channel 1 High-Comparator Reference Input			
100	CLV1	Channel 1 Low-Comparator Reference Input			

### **Functional Diagram**

**MAX9975** 



### **Detailed Description**

The MAX9975 dual, low-power, high-speed, pin-electronics DCL IC includes, for each channel, a three-level pin driver, a dual comparator, variable clamps, and an active load. An additional differential comparator allows comparisons between the two channels. The driver features a -1.5V to +6.5V (MAX9975AR) or a -1.0V to +7.0V (MAX9975AZ) operating range and high-speed operation, includes high-impedance and active-termination (3rd-level drive) modes, and is highly linear even at low voltage swings. The dual comparator provides low dispersion (timing variation) over a wide variety of input conditions, and differential outputs. The clamps provide damping of high-speed DUT waveforms when the device is configured as a high-impedance receiver. The programmable load supplies up to 35mA of source and sink current. The load facilitates contact/continuity testing, atspeed parametric test of IOH and IOL, and pullup of highoutput-impedance devices.

Internal resistors at the high-speed inputs provide compatibility with CML interfaces. In addition, flexible opencollector outputs with optional internal pullup resistors are available for the comparators. These features significantly reduce the discrete component count on the circuit board.

A 3-wire, low-voltage CMOS-compatible serial interface programs the low-leakage, load-disable, slew-rate, dif-

ferential/window comparator and tri-state/terminate operational configurations of the MAX9975.

### MAX9975 and MAX9969 Compatibility

The MAX9975 is pin compatible and functionally similar to the MAX9969. The MAX9975 differs from the MAX9969 in the following ways.

- The MAX9975 has lower DHV\_, DLV\_, and DTV\_ gain errors.
- The MAX9975 has no programmable slew-rate control; the slew rate control bits are ignored.
- The MAX9975 features programmable hysteresis.
- The MAX9975 features double the comparator output current.
- The MAX9975AZ features a -1V to +7V operating range.

### **Output Driver**

The driver input is a high-speed multiplexer that selects one of three voltage inputs: DHV\_, DLV\_, or DTV\_. This switching is controlled by high-speed inputs DATA\_ and RCV\_ and mode-control bit TMSEL (Table 1).

DUT\_ can be toggled at high speed between the buffer output and high-impedance mode, or it can be placed into low-leakage mode (Figure 2, Table 1). In highimpedance mode, the clamps are connected. Highspeed input RCV\_ and mode-control bits TMSEL and




Figure 2. Simplified Driver Channel

### Table 1. Driver Logic

	RNAL CTIONS	INTERNAL CONTROL REGISTER		DRIVER OUTPUT
DATA	RCV	TMSEL	LLEAK	
1	0	Х	0	Drive to DHV_
0	0	Х	0	Drive to DLV_
x	1	1	0	Drive to DTV_ (term mode)
х	1	0	0	High-impedance mode (high-Z)
Х	Х	Х	1	Low-leakage mode

LLEAK control the switching. In high-impedance mode, the bias current at DUT\_ is less than  $3\mu$ A over the 0 to 3V range, while the node maintains its ability to track high-speed signals. In low-leakage mode, the bias current at DUT\_ is further reduced to less than 15nA, and signal tracking slows. See the *Low-Leakage Mode, LLEAK* section for more details.

The nominal driver output resistance can be trimmed to different values. Contact the factory for different resistance values within the  $45\Omega$  to  $51\Omega$  range.

### Clamps

Configure the voltage clamps (high, CPHV\_ and low, CPLV\_) to limit the voltage at DUT\_ and to suppress reflections when the channel is configured as a highimpedance receiver. The clamps behave as diodes connected to the outputs of high-current buffers. Internal circuitry compensates for the diode drop at 1mA clamp current. Set the clamp voltages using the external connections CPHV\_ and CPLV\_. The clamps are enabled only when the driver is in high-impedance mode (Figure 2). For transient suppression, set the clamp voltages to approximately the minimum and maximum expected DUT\_ voltage range. The optimal clamp voltages are application specific and must be empirically determined. If clamping is not desired, set the clamp voltages at least 0.7V outside the expected DUT\_ voltage range; overvoltage protection remains active without loading DUT .

**Comparators** The MAX9975 provides two independent high-speed comparators for each channel. Each comparator has one input connected internally to DUT\_ and the other input connected to either CHV\_ or CLV\_ (see the *Functional*  *Diagram*). Comparator outputs are a logical result of the input conditions, as indicated in Tables 2 and 3.

The comparator differential outputs are open-collector outputs to ease interfacing with a wide variety of logic families. Internal termination resistors switch a 16mA current source between the two outputs (Figure 3). The termination resistors connect the outputs to voltage input V<sub>CCO</sub>. Connect V<sub>CCO</sub> to the desired V<sub>OH</sub> voltage. Each output provides a nominal 800mV<sub>P-P</sub> swing and 50 $\Omega$  source termination. If an additional external 50 $\Omega$  destination termination is used to double-terminate the line, the nominal 800mV swing will be halved.

The upper comparators are configurable as differential receivers for LVDS and other differential DUT\_ signals. When mode bit CDIFF is asserted, the upper comparator inputs are routed from the DUT\_ outputs for both channels.

#### Hysteresis

The comparator function incorporates hysteresis control. Hysteresis rejects noise and prevents oscillations on low-slew input signals. External resistors control hysteresis levels. HYS1 controls channel 1 and HYS2 controls channel 2, when the MAX9975 is programmed in singleended compare mode (CDIFF = 0). HYS1 also controls channel 2's high-comparator output when the MAX9975 is programmed in differential compare mode (CDIFF = 1). With HYS\_ unconnected, the programmed hysteresis is 0mV. Connect an external resistor between HYS\_ and GND to program nonzero hysteresis. See the *Typical Operating Characteristics* for typical resistance values.

# Table 2. Comparator Logic, CDIFF = 0(Single-Ended Compare Mode)

SC1	SC0	DRIVER SLEW RATE (%)
0	0	100
0	1	75
1	0	50
1	1	25

# Table 3. Comparator Logic, CDIFF = 1(Differential Compare Mode)

DUT1 > DUT2	DUT_ > CLV_	CL_	CH_
0	0	0	0
0	1	1	0
1	0	0	1
1	1	1	1

**MAX9975** 




Figure 3. Open-Collector Comparator Outputs

### **Active Load**

The active load consists of linearly programmable, Class AB source and sink current sources, a commutation buffer, and a diode bridge (see the *Functional Diagram*). Analog control inputs LDH\_ and LDL\_ program the sink and source currents, respectively, within the 0 to 35mA range. Analog reference input COM\_ sets the commutation buffer output voltage. The source and sink naming convention is referenced to the DUT. Current out of the MAX9975 constitutes sink current and current into the MAX9975 constitutes source current. The Class AB loads of the MAX9975 offer substantial efficiency improvement over conventional active-load circuitry.

The programmed source (low) current loads the DUT when  $V_{DUT}$  >  $V_{COM}$ . The programmed sink (high) current loads the DUT when  $V_{DUT}$  <  $V_{COM}$ .

High-speed differential input LDEN\_ and 2 bits of the control word (LDDIS and LLEAK) control the load (Table 4). When the load is enabled, the internal source and sink current sources connect to the diode bridge. When the load is disabled, the internal current sources

shunt to ground and the top and bottom of the bridge float (see the *Functional Diagram*). LLEAK places the load in low-leakage mode, and overrides LDEN\_. See the *Low-Leakage Mode, LLEAK* section for more detailed information.

### LDDIS

In some tester configurations, the load enable is driven with the complement of the driver high-impedance signal (RCV\_), so disabling the driver enables the load and vice versa. The LDDIS signal allows the load to be disabled independent of the state of LDEN\_ (Table 4).

### **GS** Input

GS is the ground-sense input. A level-setting DAC, such as the MAX5631 or MAX5734, programs the MAX9975's active load, driver, comparator, and clamps. Although all the DAC levels are typically offset by V<sub>GS</sub>, the operation of the MAX9975's ground-sense input nullifies this offset with respect to the active-load current. Connect GS to the same ground reference used by the DAC. ( $V_{LDL_-} - V_{GS}$ ) sets the source current by +10mA/V. ( $V_{LDH_-} - V_{GS}$ ) sets the sink current by -10mA/V.

To maintain an 8V range in the presence of GS variations, GS offsets DHV\_, DLV\_, DTV\_, CPHV\_, CPLV\_, and COM\_ ranges. Adequate supply headroom must be maintained in the presence of GS variations. Ensure:

 $V_{CC} \ge 9.5V + Max(V_{GS}) (MAX9975AR)$   $V_{CC} \ge 10.0V + Max(V_{GS}) (MAX9975AZ)$   $V_{EE} \le -4.5V + Min(V_{GS}) (MAX9975AR)$  $V_{EE} \le -4.0V + Min(V_{GS}) (MAX9975AZ)$ 

### Low-Leakage Mode, LLEAK

Asserting LLEAK through the serial port or with RST places the MAX9975 into a very low-leakage state (see the *Electrical Characteristics* table). With LLEAK asserted, the comparators function at a reduced speed, and

### **Table 4. Active-Load Programming**

EXTERNAL CONNECTIONS	INTERNAL CONTROL REGISTER		MODE	
LDEN_	LDDIS	LLEAK		
0	0	0	Normal operating mode, load disabled	
1	0	0	Normal operating mode, load enabled	
Х	1	0	Load disabled	
X	Х	1	Low-leakage mode	






Figure 4. Serial Interface

the driver, clamps, and active load are disabled. This mode is convenient for making IDDQ and PMU measurements without the need for an output disconnect relay. LLEAK is programmed independently for each channel.

When DUT\_ is driven with a high-speed signal while LLEAK is asserted, the leakage current momentarily increases beyond the limits specified for normal operation. The low-leakage recovery specification in the *Electrical Characteristics* table indicates device behavior under this condition.

### Serial Interface and Device Control

A CMOS-compatible serial interface controls the MAX9975 modes (Figure 4 and Table 5). Control data flow into an 8-bit shift register (MSB first) and are latched when  $\overline{CS}$  is taken high, as shown in Figure 5. Latches contain 6 control bits for each channel of the dual-pin driver. Data from the shift register are loaded to either or both of the latches as determined by bits D6 and D7. When CDIFF = 1, its effect is independent of bits D6 and D7. The control bits, in conjunction with external inputs DATA\_ and RCV\_, manage the features of each channel, as shown in Tables 1 and 2.  $\overline{RST}$  sets LLEAK = 1 for both channels, forcing them into low-leakage mode. All other bits are unaffected. At power-up, hold  $\overline{RST}$  low until V<sub>CC</sub> and V<sub>FF</sub> have stabilized.




Figure 5. Serial-Interface Timing

BIT	NAME	DESCRIPTION
D7	CH1	Channel 1 Write Enable. Set to 1 to update the control byte for channel 1. Set to 0 to make no changes to channel 1.
D6	CH2	Channel 2 Write Enable. Set to 1 to update the control byte for channel 2. Set to 0 to make no changes to channel 2.
D5	LLEAK	Low-Leakage Select. Set to 1 to put driver, load, and clamps in low-leakage mode. Comparators remain active in low-leakage mode, but at reduced speed. Set to 0 for normal operation.
D4	TMSEL	Termination Select. Driver Termination Select Bit. Set to 1 to force the driver output to the DTV_ voltage when $RCV_{=} 1$ (term mode). Set to 0 to place the driver into high-impedance mode when $RCV_{=} 1$ (high-Z). See Table 1.
D3	SC1	Driver Slew Rate Select. SC1 and SC0 set the
D2	SC0	driver slew rate. See Table 2.
D1	CDIFF	Differential Comparator Enable. Set to 1 to enable the differential comparators and disable the CH_ window comparators. Set to 0 to enable the CH_ window comparators and disable the differential comparators. See Tables 3a and 3b.
DO		Load Disable. Set LDDIS to 1 to disable the

### **Table 5. Shift Register Functions**

**MAX9975** 

Analog control input THR sets the threshold for the input logic, allowing operation with CMOS logic as low as 0.9V. Leaving THR unconnected results in a nominal threshold of 1.25V from an internal reference, providing compatibility with 2.5V to 3.3V logic.

### **Temperature Monitor**

The MAX9975 supplies a temperature output signal, TEMP, that asserts a 3.33V nominal output voltage at a +70°C (343K) die temperature. The output voltage changes proportionally with temperature at 10mV/°C.

### Heat Removal

Under normal circumstances, the MAX9975 requires heat removal through the exposed pad by use of an external heat sink. The exposed pad is electrically at VEE potential, and must be either connected to VEE or isolated.

Power dissipation is highly dependent upon the application. The *Electrical Characteristics* table indicates power dissipation under the condition that the source and sink currents are programmed to 0mA. Maximum dissipation occurs when the source and sink currents are both at 35mA, the V<sub>DUT</sub> is at an extreme of the voltage range, and the diode bridge is fully commutated. Under these conditions, the additional power dissipated (per channel) is:

If DUT\_ is sourcing current:

If DUT\_ is sinking current:

 $P_D = (V_{CC} - V_{DUT}) \times I_{SINK}$ 

DUT\_ sources the programmed (low) current when  $V_{DUT_} > V_{COM_}$ . The path of the current is from DUT\_ through the outside of the diode bridge and the source (low) current source to V<sub>EE</sub>. The programmed sink current is greatly reduced by the class AB load architecture.

DUT\_ sinks the programmed (high) current when  $V_{DUT}$  <  $V_{COM}$ . The path of the current is from  $V_{CC}$  through the sink (high) current source and the outside of the diode bridge to DUT\_. The programmed source current is greatly reduced by the Class AB architecture.

 $\theta_{JC}$  of the exposed-pad package is very low, approximately 1°C/W to 2°C/W. Die temperature is thus highly dependent upon the heat removal techniques used in the application. Maximum total power dissipation occurs under conditions shown in Table 6.

# Table 6. Maximum Power DissipationConditions

PARAMETER	MAX9975AR	MAX9975AZ
Vcc	+10.5V	+11V
VEE	-5.25V	-4.75V
ISOURCE = ISINK	35mA	35mA
LOAD	Both Channels Enabled	Both Channels Enabled
V <sub>DUT</sub> _	-1.5V	-1V
VCOM_	+0.5V	+0.5V



Under these extreme conditions, the total power dissipation is 4.3W typical and 4.8W maximum. If the die temperature cannot be maintained at an acceptable level under these conditions, use software clamping to limit the load output currents to lower values and/or reduce the supply voltages.


### \_Power-Supply Considerations

Bypass all V<sub>CC</sub> and V<sub>EE</sub> power input pins with 0.01 $\mu F$  capacitors, and use bulk bypassing of at least 10 $\mu F$  on each supply.

### Selector Guide

PART	ACCURACY	COMPARATOR OUTPUT	HIGH-SPEED DIGITAL INPUT TERMINATION (Ω)			HEAT EXTRACTION
	GIADE	TERMINATION	RCV_	DATA_	LDEN_	
MAX9969ADCCQ	А	None	None	None	None	Тор
MAX9969AGCCQ	A	None	100	100	100	Тор

### **Pin Configuration**



\_Package Information

For the latest package outline information, go to www.maxim-ic.com/packages

Maxim cannot assume responsibility for use of any circuitry other than circuitry entirely embodied in a Maxim product. No circuit patent licenses are implied. Maxim reserves the right to change the circuitry and specifications without notice at any time.

\_\_\_\_\_Maxim Integrated Products, 120 San Gabriel Drive, Sunnyvale, CA 94086 408-737-7600

© 2005 Maxim Integrated Products Printed USA MAXIM is a registered trademark of Maxim Integrated Products, Inc.