## General Description

The MX7672 is a 12-bit, high-speed, BiCMOS, analog-todigital converter (ADC) that performs conversions in as little as $3 \mu$ s while consuming only 110 mW of power. The MX7672 is a plug-in replacement for AD7672.
The MX7672 requires an external -5 V reference. A buffered reference input minimizes reference current requirements and allows a single reference to drive several ADCs. External reference specifications can be chosen to suit the accuracy of the application. The ADC clock can be driven from either a crystal or an external clock source, such as a microprocessor ( $\mu \mathrm{P}$ ) clock.
Average input range is pin-selectable for 0 to $+5 \mathrm{~V}, 0$ to +10 V , or $\pm 5 \mathrm{~V}$, making the ADC ideal for data-acquisition and analog input/output cards. A high-speed digital interface (125ns data-access time) with three-state data outputs is compatible with most $\mu \mathrm{Ps}$.

## Applications

- Telecommunications
- Sonar and Radar Signal Processing
- High-Speed Data-Acquisition Systems
- Personal Computer I/O Boards


## Functional Diagram



## Features

- Plug-In Replacement for AD7672
- 12-Bit Resolution and Accuracy
- Fast Conversion Time
- MX7672__03-3
- MX7672_-05-5
- MX7672_- 10 - $10 \mu \mathrm{~s}$
- Operates with +5 V and -12 V Supplies
- Buffered Reference Input
- Low 110 mW Power Consumption
- Choice of $+5 \mathrm{~V},+10 \mathrm{~V}$, or $\pm 5 \mathrm{~V}$ Input Ranges
- Fast 125 ns Bus-Access Time

Ordering Information appears at end of data sheet.
Pin Configurations


## Absolute Maximum Ratings




Stresses beyond those listed under "Absolute Maximum Ratings" may cause permanent damage to the device. These are stress ratings only, and functional operation of the device at these or any other conditions beyond those indicated in the operational sections of the specifications is not implied. Exposure to absolute maximum rating conditions for extended periods may affect device reliability.

## Electrical Characteristics

$\left(\mathrm{V}_{\mathrm{DD}}=+5 \mathrm{~V} \pm 5 \%, \mathrm{~V}_{\mathrm{SS}}=-12 \mathrm{~V} \pm 10 \%, \mathrm{~V}_{\mathrm{REF}}=-5 \mathrm{~V}\right.$, slow-memory mode; $\mathrm{f}_{\mathrm{CLK}}=4 \mathrm{MHz}$ for $\mathrm{MX} 7672_{\_} \quad{ }^{0} 03, \mathrm{f}_{\mathrm{CLK}}=2.5 \mathrm{MHz}$ for $\mathrm{MX7672}$ _05, $\mathrm{f}_{\mathrm{CLK}}=1.25 \mathrm{MHz}$ for MX7672_ $10 ; \mathrm{T}_{\mathrm{A}}=\mathrm{T}_{\text {MIN }}$ to $\mathrm{T}_{\mathrm{MAX}}$, unless otherwise noted.)

| PARAMETER | SYMBOL | CONDITIONS |  | MIN | TYP MAX | UNITS |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| ACCURACY (Note 1) |  |  |  |  |  |  |
| Resolution | N |  |  | 12 |  | Bits |
| Integral Nonlinearity | INL | Tested range $\pm 5 \mathrm{~V}$ | MX7672C/L |  | $\pm 1 / 2$ | LSB |
|  |  |  | MX7672U, $\mathrm{T}_{\mathrm{A}}=+25^{\circ} \mathrm{C}$ |  | $\pm 1 / 2$ |  |
|  |  |  | MX7672U |  | $\pm 3 / 4$ |  |
|  |  |  | MX7672B/K/T |  | $\pm 1$ |  |
| Differential Nonlinearity | DNL | 12 bits, no missing | odes over temperature |  | $\pm 0.9$ | LSB |
| Unipolar Offset Error |  | MX7672C/L/U | $\mathrm{T}_{\mathrm{A}}=+25^{\circ} \mathrm{C}$ |  | $\pm 3$ | LSB |
|  |  |  | $\mathrm{T}_{\mathrm{A}}=\mathrm{T}_{\text {MIN }}$ to $\mathrm{T}_{\text {MAX }}$ |  | $\pm 4$ |  |
|  |  | MX7672B/K/T | $\mathrm{T}_{\mathrm{A}}=+25^{\circ} \mathrm{C}$ |  | $\pm 5$ |  |
|  |  |  | $\mathrm{T}_{\mathrm{A}}=\mathrm{T}_{\text {MIN }}$ to $\mathrm{T}_{\text {MAX }}$ |  | $\pm 6$ |  |
| Unipolar Gain Error |  | MX7672C/L/U | $\mathrm{T}_{\mathrm{A}}=+25^{\circ} \mathrm{C}$ |  | $\pm 4$ | LSB |
|  |  |  | $\mathrm{T}_{\mathrm{A}}=\mathrm{T}_{\text {MIN }}$ to $\mathrm{T}_{\text {MAX }}$ |  | $\pm 6$ |  |
|  |  | MX7672B/K/T | $\mathrm{T}_{\mathrm{A}}=+25^{\circ} \mathrm{C}$ |  | $\pm 5$ |  |
|  |  |  | $\mathrm{T}_{\mathrm{A}}=\mathrm{T}_{\text {MIN }}$ to $\mathrm{T}_{\text {MAX }}$ |  | $\pm 7$ |  |
| Bipolar Zero Error |  | MX7672C/L/U | $\mathrm{T}_{\mathrm{A}}=+25^{\circ} \mathrm{C}$ |  | $\pm 3$ | LSB |
|  |  |  | $\mathrm{T}_{\text {A }}=\mathrm{T}_{\text {MIN }}$ to $\mathrm{T}_{\text {MAX }}$ |  | $\pm 4$ |  |
|  |  | MX7672B/K/T | $\mathrm{T}_{\mathrm{A}}=+25^{\circ} \mathrm{C}$ |  | $\pm 5$ |  |
|  |  |  | $\mathrm{T}_{\mathrm{A}}=\mathrm{T}_{\text {MIN }}$ to $\mathrm{T}_{\text {MAX }}$ |  | $\pm 6$ |  |
| Bipolar Gain Error |  | MX7672C/L/U | $\mathrm{T}_{\mathrm{A}}=+25^{\circ} \mathrm{C}$ |  | $\pm 4$ | LSB |
|  |  |  | $\mathrm{T}_{\mathrm{A}}=\mathrm{T}_{\text {MIN }}$ to $\mathrm{T}_{\text {MAX }}$ |  | $\pm 6$ |  |
|  |  | MX7672B/K/T | $\mathrm{T}_{\mathrm{A}}=+25^{\circ} \mathrm{C}$ |  | $\pm 5$ |  |
|  |  |  | $\mathrm{T}_{\mathrm{A}}=\mathrm{T}_{\text {MIN }}$ to $\mathrm{T}_{\text {MAX }}$ |  | $\pm 7$ |  |

## Electrical Characteristics (continued)

$\left(\mathrm{V}_{\mathrm{DD}}=+5 \mathrm{~V} \pm 5 \%, \mathrm{~V}_{\mathrm{SS}}=-12 \mathrm{~V} \pm 10 \%, \mathrm{~V}_{\mathrm{REF}}=-5 \mathrm{~V}\right.$, slow-memory mode; $\mathrm{f}_{\mathrm{CLK}}=4 \mathrm{MHz}$ for $\mathrm{MX} 7672^{2} \quad{ }^{0} 03, \mathrm{f}_{\mathrm{CLK}}=2.5 \mathrm{MHz}$ for $\mathrm{MX7672}$ ${ }^{-} 05, \mathrm{f}_{\mathrm{CLK}}=1.25 \mathrm{MHz}$ for $\mathrm{MX} 7672 \_2^{10} ; \mathrm{T}_{\mathrm{A}}=\mathrm{T}_{\mathrm{MIN}}$ to $\mathrm{T}_{\mathrm{MAX}}$, unless otherwise noted.)

| PARAMETER | SYMBOL | CONDITIONS |  | MIN | TYP | MAX | UNITS |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| Conversion Time | tCONV | Synchronous Clk ( 12.5 clks ) | MX7672__03 |  |  | 3.125 | LSB |
|  |  |  | MX7672__05 |  |  | 5 |  |
|  |  |  | MX7672__10 |  |  | 10 |  |
|  |  | Asynchronous Clk (12 to 13 clks ) | MX7672__03 | 3.0 |  | 3.25 | LSB |
|  |  |  | MX7672__05 | 4.8 |  | 5.2 |  |
|  |  |  | MX7672__10 | 9.6 |  | 10.4 |  |
| ANALOG AND REFERENCE INPUTS |  |  |  |  |  |  |  |
| Analog Input Current (AIN1/ AIN2) |  | Unipolar input ranges 0 to $+5 \mathrm{~V}, 0$ to +10 V |  |  |  | 3.5 | mA |
|  |  | Bipolar range $\pm 5 \mathrm{~V}$ |  | $\pm 1.75$ |  |  |  |
| $\mathrm{V}_{\text {REF }}$ Input Range (Note 2) |  |  |  | -5.05 |  | -4.95 | V |
| $\mathrm{V}_{\text {REF }}$ Input Current |  |  |  |  |  | $\pm 3$ | $\mu \mathrm{A}$ |
| LOGIC |  |  |  |  |  |  |  |
| Input Low Voltage | $\mathrm{V}_{\text {INL }}$ | $\overline{\mathrm{CS}}, \overline{\mathrm{RD}}, \mathrm{CLKIN}$ |  |  |  | 0.8 | V |
| Input High Voltage | $\mathrm{V}_{\text {INH }}$ | $\overline{\mathrm{CS}}, \overline{\mathrm{RD}}, \mathrm{CLKIN}$ |  | 2.4 |  |  | V |
| Input Current | In | $\overline{\mathrm{CS}}, \overline{\mathrm{RD}} ; \mathrm{V}_{\text {IN }}=0 \mathrm{~V}$ to $\mathrm{V}_{\mathrm{DD}}$ |  | $\pm 10$$\pm 20$ |  |  | $\mu \mathrm{A}$ |
|  |  | CLKIN; $\mathrm{V}_{\text {IN }}=0 \mathrm{~V}$ to $\mathrm{V}_{\mathrm{DD}}$ |  |  |  |  |  |
| Input Capacitance (Note 2) | $\mathrm{C}_{\text {IN }}$ |  |  | 0.4 |  |  | pF |
| Output Low Voltage | $\mathrm{V}_{\mathrm{OL}}$ | D11-D0, $\overline{\text { BUSY }}$, CLKOUT, $\mathrm{I}_{\text {SINK }}=1.6 \mathrm{~mA}$ |  |  |  |  |  |
| Output High Voltage | $\mathrm{V}_{\mathrm{OH}}$ | D11-D0, $\overline{B U S Y}, \mathrm{CLKOUT}$, ISOURCE $=200 \mu \mathrm{~A}$ |  | 4.0 |  |  | V |
| High-Impedance State Leakage Current | 'LKG | D11-D0, $\mathrm{V}_{\text {OUT }}=0 \mathrm{~V}$ to $\mathrm{V}_{\mathrm{DD}}$ |  |  |  | $\pm 10$ | $\mu \mathrm{A}$ |
| High-Impedance State Output Capacitance (Note 2) | Cout |  |  |  |  | 15 | pF |
| POWER REQUIREMENTS |  |  |  |  |  |  |  |
| Supply Voltage | $V_{\text {DD }}$ |  |  | 4.75 | 5 | 5.25 | V |
|  | $\mathrm{V}_{S S}$ |  |  | -13.2 | -12 | -10.8 |  |
| Supply Current | IDD | $\begin{aligned} & \overline{\mathrm{CS}}=\overline{\mathrm{RD}}=\mathrm{V}_{\mathrm{DD}}, \mathrm{~V}_{\mathrm{AIN} 1}=\mathrm{V}_{\mathrm{AIN} 2}=5 \mathrm{~V}, \\ & \overline{\mathrm{BUSY}}=\mathrm{HIGH} \end{aligned}$ |  |  |  | 7 | mA |
|  | ISS |  |  |  |  | -12 |  |
| Power Dissipation | PD | $\mathrm{V}_{\mathrm{DD}}=5 \mathrm{~V}, \mathrm{~V}_{S S}=-12 \mathrm{~V}$ |  |  | 110 | 179 | mW |
| Power-Supply Rejection, $V_{D D}$ Only |  | $\begin{aligned} & \text { FS change, } \mathrm{V}_{\mathrm{SS}}=-12 \mathrm{~V}, \mathrm{~V}_{\mathrm{DD}}=4.75 \mathrm{~V} \\ & \text { to } 5.25 \mathrm{~V} \end{aligned}$ |  |  | $\pm 1 / 4$ | $\pm 2$ | LSB |
| Power-Supply Rejection, $V_{\text {SS }}$ Only |  | FS change, $\mathrm{V}_{\mathrm{DD}}=5 \mathrm{~V}, \mathrm{~V}_{\mathrm{SS}}=-10.8 \mathrm{~V}$ to -13.2V |  |  | $\pm 1 / 2$ | $\pm 1$ | LSB |

## Timing Characteristics

$\left(\mathrm{V}_{\mathrm{DD}}=+5 \mathrm{~V}, \mathrm{~V}_{\mathrm{SS}}=-12 \mathrm{~V}, 100 \%\right.$ production tested, unless otherwise noted.) (Note 3, Figures 7, 9, 10)

| PARAMETER | SYMBOL | CONDITIONS | $\mathrm{T}_{\mathrm{A}}=+25^{\circ} \mathrm{C}$ <br> ALL GRADES |  |  | $T_{A}=T_{\text {MIN }}$ to $T_{\text {MAX }}$ MX7672K/L/B/C |  |  | $\begin{gathered} \mathrm{T}_{\mathrm{A}}=\mathrm{T}_{\text {MIN }} \text { to } \mathrm{T}_{\text {MAX }} \\ \text { MX7672T/U } \end{gathered}$ |  |  | UNITS |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  |  | MIN | TYP | MAX | MIN | TYP | MAX | MIN | TYP | MAX |  |
| $\overline{\mathrm{CS}}$ to $\overline{\mathrm{RD}}$ Setup Time (Note 2) | $t_{1}$ |  | 0 |  |  | 0 |  |  | 0 |  |  | ns |
| $\overline{\mathrm{RD}}$ to $\overline{\mathrm{BUSY}}$ Delay | $\mathrm{t}_{2}$ | $\mathrm{C}_{\mathrm{L}}=50 \mathrm{pF}$ |  | 70 | 190 |  |  | 230 |  |  | 270 | ns |
| Data-Access Time (Note 4) | $\mathrm{t}_{3}$ | $C_{L}=100 \mathrm{pF}$ |  | 50 | 125 |  |  | 150 |  |  | 170 | ns |
| $\overline{\mathrm{RD}}$ Pulse Width (Note 2) | $\mathrm{t}_{4}$ |  | $\mathrm{t}_{3}$ |  |  | $\mathrm{t}_{3}$ |  |  | $\mathrm{t}_{3}$ |  |  | ns |
| $\overline{\mathrm{CS}}$ to $\overline{\mathrm{RD}}$ Hold Time (Note 2) | $t_{5}$ |  | 0 |  |  | 0 |  |  | 0 |  |  | ns |
| Data-Setup Time After $\overline{B U S Y}$ (Note 4) | $t_{6}$ | $C_{L}=100 \mathrm{pF}$ |  | 40 | 70 |  |  | 90 |  |  | 100 | ns |
| Bus-Relinquish Time (Note 5) | $\mathrm{t}_{7}$ |  |  | 30 | 75 |  |  | 85 |  |  | 90 | ns |
| Delay Between Read Operations | $\mathrm{t}_{8}$ |  | 200 |  |  | 200 |  |  | 200 |  |  | ns |
| CLKIN to $\overline{\text { BUSY }}$ Delay (Note 2) | t9 |  |  |  | 120 |  |  | 150 |  |  | 180 | ns |
| $\overline{\mathrm{RD}}$ to CLKIN Setup/Hold Time (Notes 2, 6) | $\mathrm{t}_{10}$ |  | 25 |  | 100 | 25 |  | 100 | 25 |  | 100 | ns |

Note 1: $V_{D D}=+5 \mathrm{~V}, \mathrm{~V}_{S S}=-12 \mathrm{~V}, 1 \mathrm{LSB}=\mathrm{FS} / 4096$. Performance over power-supply tolerance is guaranteed by power-supply rejection test.
Note 2: Guaranteed by design.
Note 3: All inputs are 0 to +5 V swing with $\mathrm{t}_{\mathrm{r}}=\mathrm{t}_{\mathrm{f}}=5 \mathrm{~ns}(10 \%$ to $90 \%$ of $+5 \mathrm{~V})$ and timed from a voltage level of +1.6 V .
Note 4: $t_{3}$ and $t_{6}$ are measured with the load circuits of Figure 1 and defined as the time required for an output to cross +0.8 V or +2.4 V .
Note 5: $\mathrm{t}_{7}$ is defined as the time required for the data lines to change 0.5 V when loaded with the circuit of Figure 2.
Note 6: For predictable conversion times, $\overline{\mathrm{RD}}$ to CLKIN falling edge must be outside this window. If $\mathrm{t}_{10}<25 \mathrm{~ns}$, conversion will skip first falling CLKIN edge and start on second falling CLKIN edge. If $\mathrm{t}_{10}>100 \mathrm{~ns}$, conversion will start on first falling CLKIN edge.

## Pin Description

| PIN |  | NAME | FUNCTION |
| :---: | :---: | :---: | :---: |
| 24-PIN | 28-PIN |  |  |
| - | 1, 8, 15, 22 | N.C. | No Connection |
| 1 | 2 | AIN1 | Analog Input |
| 2 | 3 | $V_{\text {REF }}$ | Voltage-Reference Input |
| 3 | 4 | AGND | Analog Ground |
| 4-11 | 5-13 | D11-D4 | Three-State Data Outputs. They are active when $\overline{\mathrm{CS}}$ and $\overline{\mathrm{RD}}$ are low. D11 is the most significant bit. |
| 12 | 14 | DGND | Digital Ground |
| 13-16 | 16-19 | D3-D0 | Three-State Data Outputs |
| 17 | 20 | CLKIN | Clock Input. Connect an external TTL-compatible clock to CLKIN. Alternatively, insert a crystal or ceramic resonator between CLKIN and CLKOUT. |
| 18 | 21 | CLKOUT | Clock Output. When using an external clock, an inverted CLKIN signal appears on CLKOUT. See CLKIN description. |
| 19 | 23 | $\overline{\mathrm{RD}}$ | $\overline{\text { READ }}$ Input. Along with $\overline{\mathrm{CS}}$, this active-low signal enables the three-state drivers and starts a conversion. |
| 20 | 24 | $\overline{\mathrm{CS}}$ | $\overline{\mathrm{CHIP}} \overline{\mathrm{SELECT}}$. Along with $\overline{\mathrm{RD}}$, this active-low signal enables the three-state drivers and starts a conversion. |
| 21 | 25 | $\overline{\text { BUSY }}$ | $\overline{\text { BUSY }}$. Low while a conversion is in progress. $\overline{\mathrm{BUSY}}$ indicates converter status. |
| 22 | 26 | $V_{S S}$ | Negative Supply, -12V |
| 23 | 27 | $\mathrm{V}_{\mathrm{DD}}$ | Positive Supply, +5V |
| 24 | 28 | AIN2 | Analog Input |



Figure 1. Load Circuits for Access Time


Figure 2. Load Circuits for Bus-Relinquish Time


Figure 3. MX7672 Operational Diagram

## MX7672

## Detailed Description

## Converter Operation

The MX7672 uses a successive approximation technique to convert an analog input to a 12-bit digital output code. The control logic provides easy interface to most $\mu \mathrm{Ps}$ (Figure 3).
Figure 4 shows the MX7672 analog-equivalent circuit. The internal digital-to-analog converter (DAC) is controlled by a successive approximation register (SAR), has an output impedance of $2.5 \mathrm{k} \Omega$, and connects directly to the comparator input. The analog inputs AIN1 and AIN2 connect to the same comparator input through $5 \mathrm{k} \Omega$ resistors.
A conversion starts at the falling edge of $\overline{\mathrm{CS}}$ and $\overline{\mathrm{RD}}$ and cannot be restarted after initiation. The BUSY output goes low when the conversion starts and can be used to control an external sample-and-hold when measuring wide bandwidth input signals.
The SAR is set, asynchronously with the clock input, to half scale when $\overline{\mathrm{CS}}$ and $\overline{\mathrm{RD}}$ go low. At the second falling edge of CLKIN (or rising edge of CLKOUT) following a conversion start, the output of the comparator is latched into the SAR most significant bit (MSB/D11) (Figure 5). The MSB is kept if the analog input is greater than half scale or dropped if it is smaller. The next bit (D10) is then set with the DAC output either at $1 / 4$ scale (if the MSB was dropped) or $3 / 4$ scale (if the MSB was kept). The conversion continues in this manner until the LSB is tried. At conversion end, following a falling CLKIN signal, $\bar{B} U S Y$ goes high, and the SAR result is latched into three-state output buffers.


Figure 4. MX7672 AIN Inputs

## Clock

## Internal Clock Oscillator

Figure 6 shows the MX7672 clock circuitry. Minimize the capacitive load on the CLKOUT pin for low power dissipation and to avoid digital coupling of the CLKOUT buffer current to the comparator. CLKOUT should be left open if an external clock source is used to drive CLKIN. Connect a crystal/ceramic resonator between CLKOUT and CLKIN if the internal oscillator is used.

## Control Inputs Synchronization

When $\overline{R D}$ is not synchronized with the ADC clock, the conversion time can vary from 12 to 13 clock cycles. The SAR changes state on the falling edge of the CLKIN input (or rising edge on the CLKOUT pin). Use the following guidelines to ensure a fixed conversion time: The MX7672 $\overline{R D}$ input should go low at the rising edge of CLKIN. In this case, the conversion lasts 12.5 clock cycles, and


Figure 5. Operating Waveforms Using an External Clock Source for CLKIN


NOTE 1: MX7672- 03-4MHECRYSTAL/CERAMIC RESONATOR MX7672- ${ }^{05-2.5 M H 2}$ CRYSTAL CERAMIG RESONATOR
MX7672- $10-1.25 \mathrm{MHz}$ CRYSTAL CERAMIC RESONATOR
NOTE 2: C1 AND $\overline{\mathrm{C}} 2 \bar{C}_{\text {CAPACIIANCE V V }}$ RESONATOR MANUFACTURER. TYPICAL VALUES ARE FROM 30 pF TO 100 pF . (CONFIGURATIONIS 24-PIN DIP)

Figure 6. MX7672 Internal Clock Circuit

## MX7672

the conversion time is $3.125 \mu \mathrm{~s}$ when f CLK $=4 \mathrm{MHz}, 5 \mu \mathrm{~s}$ when $\mathrm{f}_{\mathrm{CLK}}=2.5 \mathrm{MHz}$, and $10 \mu \mathrm{~s}$ when $\mathrm{f}_{\mathrm{CLK}}=1.25 \mathrm{MHz}$. The delay from the falling edge of $\overline{\mathrm{RD}}$ to the falling edge of CLKIN must not be less than 100ns to ensure the 12.5 clock cycle conversion time (Figure 7). This gives the external sample-and-hold 1.5 clock cycles to settle from hold transients. An additional $1 / 2$ clock cycle of settling can be allowed for the sample-and-hold by having $\overline{R D}$ go low at the falling edge of CLKIN. This results in a 13-cycle conversion time $(3.25 \mu \mathrm{~s}, 5.2 \mu \mathrm{~s}$, and $10.4 \mu \mathrm{~s})$.

## Digital Interface

## Timing and Control

$\overline{\mathrm{CS}}$ and $\overline{\mathrm{RD}}$ control conversion start and data-read operations. Figure 8 shows the logic equivalent for the conversion and the data-output control circuitry. A logic-low at both inputs starts a conversion. Once a conversion is in progress, it cannot be restarted. The BUSY output remains low during the entire conversion cycle.
Figures 9 and 10 outline the two interface modes (slow memory and ROM). Slow-memory mode is for $\mu \mathrm{Ps}$ that can be forced into a wait state for periods as long as the MX7672 conversion time. ROM mode is for $\mu$ Ps that cannot be forced into a wait state. In both interface modes, a processor read operation to the ADC address starts the conversion. In the ROM mode, a second read operation accesses the conversion result.


Figure 7. MX7672 $\overline{R D}$ and CLKIN for Synchronous Operation and Conversion Time of 12.5 Clock Cycles

## High-Speed 12-Bit ADC With External Reference Input Part

## Slow-Memory Mode

The timing diagram in Figure 9 illustrates slow-memory mode, which is designed for $\mu \mathrm{Ps}$ with a wait state. $\overline{\mathrm{CS}}$ and $\overline{R D}$ go low, triggering a conversion, and are kept low until the conversion is complete. $\overline{B U S Y}$ responds by going low, and data from the previous conversion remains on the three-state data outputs. At conversion end, $\overline{B U S Y}$ returns high, and the output latches transfer the new conversion results to the three-state data outputs. The $\mu \mathrm{P}$ completes the read operation by taking $\overline{\mathrm{CS}}$ and $\overline{\mathrm{RD}}$ high.

## ROM Mode

The ROM mode avoids placing the $\mu \mathrm{P}$ into a wait state. A conversion begins with a read operation. While $\overline{\mathrm{CS}}$ and $\overline{\mathrm{RD}}$ are low, data from the last conversion is available on the data outputs. A second read operation reads the new data and begins the conversion process again. A delay at least as long as the MX7672 conversion time must be allowed between read operations. The data on the output bus is in a parallel format in either mode.

## Application Hints

## Digital Bus Noise

If the data bus connected to the ADC is active during a conversion, coupling from the data pins to the ADC comparator may cause LSBs of error. Using slow-memory mode avoids this problem by placing the $\mu \mathrm{P}$ into a wait state during the conversion. In ROM mode, if the data bus is active during the conversion, use three-state drivers to isolate the bus from the ADC.


Figure 8. Logic for Control Inputs $\overline{C S}$ and $\overline{R D}$ Internal

## MX7672

## ROM Mode

Digital noise is generated in the ADC when $\overline{\mathrm{RD}}$ or $\overline{\mathrm{CS}}$ go high, and the output data drivers are disabled after a conversion is started. This noise will feed into the ADC comparator and cause large errors if it coincides with the time the SAR is latching a bit decision. To avoid this problem, $\overline{\mathrm{RD}}$ and $\overline{\mathrm{CS}}$ should be active for less than one clock cycle. In other words, the $\overline{\mathrm{RD}}$ and $\overline{\mathrm{CS}}$ low pulse should be less than 250ns for the MX7672 _ 03, 400ns for the MX7672 _ 05 , and $1 \mu$ s for the MX7672 _ 10 . If this cannot be done, the $\overline{\mathrm{RD}}$ or $\overline{\mathrm{CS}}$ signal must go high at a rising edge of CLKIN, since the comparator output is always latched at falling edges of CLKIN.

## Physical Layout

For the best system performance, PCBs should be used for the MX7672; wire-wrap boards are not recommended. Separate the digital-analog-signal lines as much as possible in the board layout. Do not run analog and digital lines parallel to each other or digital lines underneath the MX7672 package.

## Grounding

Figure 11 shows the recommended system ground connections. Establish a single-point analog ground (star ground), separate from the logic ground, at AGND of the MX7672. Connect all other analog grounds and DGND of the MX7672 to this star ground (no other digital grounds should be connected to this point). For noise-free operation of the ADC, use a low-impedance ground return to the power supply from this star ground.

## Power-Supply Bypassing

The ADC's high-speed comparator is sensitive to highfrequency noise in the $V_{D D}$ and $V_{S S}$ power supplies. These supplies should be bypassed to the analog star ground with $0.1 \mu \mathrm{~F}$ and $10 \mu \mathrm{~F}$ bypass capacitors with minimum lead length for supply noise rejection. If the +5 V power supply is very noisy, a small ( $10 \Omega$ to $20 \Omega$ ) resistor can be connected (Figure 11) to filter external noise.

## Driving the Analog Input

The input signal leads to AIN and the input return leads to AGND should be as short as possible to minimize input noise coupling. Use shielded cables if the leads must be long.
The input impedance at each AIN is typically $5 \mathrm{k} \Omega$. The amplifier driving AIN must have low enough DC output impedance for low gain error. Furthermore, low AC output impedance is needed since the analog input current is modulated at the clock rate during a conversion (up to 4 MHz for MX7672 _ $03,2.5 \mathrm{MHz}$ for MX7672_ _05, or 1.25 MHz for the MX7672 _ _10). The output impedance of

## High-Speed 12-Bit ADC With External Reference Input Part

the driving amplifier is equal to its open-loop output impedance divided by the loop gain at the frequency of interest.
MX7672_ _05/10 - The MX7672_ _05/10 maximum clock rate of 2.5 MHz makes it possible to drive AIN with amplifiers like the OP42, AD711 or a Maxim OP27. A MAX400 or a Maxim OP07 can also be used up to 1.25 MHz clock rate.
MX7672__03 - The MX7672__03, with a maximum 4MHz clock rate, might exhibit settling problems with the above amplifiers. An LF356, LF400, or LT1056 can be used to drive the input. Alternatively, an emitter follower buffer inside the feedback loop of a Maxim OP27, an OP42, or an AD711 improves high-frequency output impedance.

## Reference Input

$V_{\text {REF }}$ connects to an external -5 V source. This may be either a precision negative reference, a positive reference (such as the MX584) connected as a two-terminal device to provide -5 V (Figure 16), or an existing system reference. The allowed input range at REFIN is -5.1 V to -4.9 V . $\mathrm{V}_{\text {REF }}$ (and AIN2 in bipolar input operation) should be bypassed to ground with a $10 \mu \mathrm{~F}$ electrolytic capacitor in parallel with a $0.1 \mu \mathrm{~F}$ ceramic capacitor.
If the external reference is biased from a power supply other than $\mathrm{V}_{\mathrm{SS}}$, care must be taken to ensure that $\mathrm{V}_{\mathrm{SS}}$ is applied to the ADC before $V_{\text {REF }}$. If supply sequencing is uncertain, connect a diode between $V_{S S}$ and $V_{\text {REF }}$, as shown in Flgure 12. No diode is needed if the reference source is powered from the same supply as $\mathrm{V}_{\mathrm{SS}}$.

## MX7672 to Sample-and-Hold Interface

The analog input to the ADC must be stable to within $1 / 2$ LSB during the entire conversion for specified 12-bit accuracy. This limits the input-signal bandwidth to less than 6 Hz for sinusoidal inputs, even when using the faster MX7672_ _03. A sample-and-hold should be used for higher bandwidth signals.
The $\overline{\text { BUSY }}$ output from the MX7672 may be used to provide the TRACK/ $\overline{H O L D}$ signal to the sample-and-hold amplifier. However, since the ADC's DAC is switched at approximately the same time as the $\overline{B U S Y}$ signal goes low, sample-and-hold transients caused by DAC switching may result in code-dependent errors due to sample-and-hold aperture delay. Adding a NAND (inverted AND) gate ensures that the sample-and-hold is switched to the hold mode BEFORE any disturbances occur (Figures 13 and 14). The NAND gate solution works only if the width of the $\overline{R D}$ pulse is wider than the $\overline{R D}$ to $\overline{B U S Y}$ delay in the MX7672. If this is not the case, use a flip-flop, which is set by the falling edge of $\overline{\mathrm{RD}}$ and reset by the rising edge of BUSY.


Figure 9. Slow-Memory Mode Timing Diagram


Figure 10. ROM-Mode Timing Diagram


Figure 11. Power-Supply Grounding Practice


Figure 12. $V_{R E F} / V_{S S}$ Diode Clamp (See Reference Input section)

(CONFIGURATION IS 24-PIN DIP)

Figure 13. MX7672—AD585 Sample-and-Hold Interface


Figure 14. MX7672—HA5320 Sample-and-Hold Interface

## High-Speed 12-Bit ADC With External Reference Input Part

For synchronous $\overline{\mathrm{RD}}$ and CLKIN, the hold settling time allowed for the sample-and-hold is 375 ns (MX7672_03), 600ns (MX7672_ _05), and 1.5 $\mu \mathrm{s}$ (MX7672_ _ 10).
The maximum sampling rate is 125 kHz with a 2.5 MHz clock and 64.5 kHz with a 1 MHz clock, allowing for a $3 \mu \mathrm{~s}$ sample-and-hold acquisition time.
Although this circuit works well for the 1 MHz clock rate, a faster sample-and-hold amplifier, such as the HA5320, is recommended at a 2.5 MHz clock rate.
MX7672__03_Figure 14 is the MX7672__03 to HA5320 interface. The maximum sampling rate is 210 kHz wtth a 4 MHz clock, which allows a $1.5 \mu \mathrm{~s}$ acquisition time. The HA5320 can also be replaced by a HA5330 for higher throughput.

## Analog Input Ranges

The MX7672 provides three selectable analog input ranges: 0 to $+5 \mathrm{~V}, 0$ to +10 V , and $\pm 5 \mathrm{~V}$. Figure 15 shows the
configuration for the two analog inputs (AIN1 and AIN2) for these ranges.

## Unipolar Operation

Figure 16 shows unipolar operation using an MX584 voltage reference configured for -5 V .
Figure 17 shows the nominal input/output transfer function of the MX7672. Code transitions occur halfway between successive integer LSB values. The output coding is binary with 1 LSB = Full Scale (FS)/4096. FS is either +5 V or +10 V , based on the analog input configurations.

## Offset and Full-Scale Adjustment

In applications requiring offset and FS range adjustment, use the circuit in Figure 18. Note: The amplifier shown could also be a sample-and-hold. Offset should be adjusted first. Apply $1 / 2$ LSB $(0.61 \mathrm{mV})$ at the analog input (AIN1 or AIN2) and adjust the offset of the amplifier until


Figure 15. Analog Input Range Configurations


Figure 16. Unipolar Operation Using an MX584 Reference


Figure 17. MX7672 Ideal Unipolar Transfer Function

## MX7672

 and 000000000001.0 V to +5 V range: $\quad 1 / 2 \mathrm{LSB}=0.61 \mathrm{mV}$
0 V to +10 V range: $1 / 2 \mathrm{LSB}=1.22 \mathrm{mV}$
To adjust the full-scale range, apply FS $-3 / 2$ LSB (last code transition) at the analog input and adjust R1 until the output code switches between 111111111110 and 111111111111.

0 V to +5 V range: $\quad \mathrm{FS}-3 / 2 \mathrm{LSB}=4.99817 \mathrm{~V}$
0 V to +10 V range: $\mathrm{FS}-3 / 2 \mathrm{LSB}=9.99634 \mathrm{~V}$

## Bipolar Operation

The bipolar input range is $\pm 5 \mathrm{~V} . \mathrm{V}_{\text {IN }}$ is applied to AIN1. +5 V to AIN2, and -5 V to $\mathrm{V}_{\text {REF }}$. This requires two reference voltages: -5 V for the $\mathrm{V}_{\mathrm{REF}}$ input and +5 V for the AIN2 input. Figure 19 shows these reference voltages are produced from a MAX675 reference and a MAX400 op amp configured as an inverting amplifier.
The ideal input/output transfer characteristic after offset and gain adjustment is shown in Figure 20. The LSB is 2.44 mV (10V/4096).

The resistors used in bipolar applications should be the same type from the same manufacturer to obtain low temperature drifts. $0.1 \%$ resistors are recommended for applications where offset and full-scale adjustments must be made in bipolar circuits. If low tolerances are used, larger value potentiometers must be used, which results in poor trim resolution and higher temperature drift.

## Offset and Gain Adjustment

In bipolar operation, the offset is trimmed at negative full scale and should always be adjusted first. For offset,


[^0]Figure 18. Unipolar Operation with Gain Adjust

## High-Speed 12-Bit ADC With External Reference Input Part

apply $-\mathrm{FS} / 2+1 / 2$ LSB ( -4.99878 V ) at $\mathrm{V}_{\text {IN }}$ and adjust the $10 \mathrm{k} \Omega$ potentiometer (Figure 18) until the output code switches between 000000000000 and 000000000001.
Gain is adjusted at full scale or bipolar zero. For full-scale adjustment, apply FS/2 - 3/2 LSBs (4.99634V) to $\mathrm{V}_{\mathrm{IN}}$ and adjust the $200 \Omega$ potentiometer until the output code switches between 111111111110 and 111111111111.
Alternatively, to adjust gain at bipolar zero, apply -1.22 mV at $\mathrm{V}_{\mathrm{IN}}$ and adjust the $200 \Omega$ potentiometer until the output code switches between 011111111111 and 10000000 0000.


Figure 19. Bipolar Operation with Offset and Gain-Error Adjust


Figure 20. Ideal Input/Output Transfer Characteristic for Bipolar Operation

## Pin Configurations (continued)



Ordering Information

| PART | TEMP RANGE | PINPACKAGE | LINEARITY <br> (LSB) |
| :---: | :---: | :---: | :---: |
| 3 $\mu \mathrm{s}$ MAXIMUM CONVERSION TIME |  |  |  |
| MX7672KN03+ | $0^{\circ} \mathrm{C}$ to $+70^{\circ} \mathrm{C}$ | 24 PDIP | $\pm 1$ |
| MX7672KP03+ | $0^{\circ} \mathrm{C}$ to $+70^{\circ} \mathrm{C}$ | $28 \mathrm{PLCC}^{+}$ | $\pm 1$ |
| MX7672BE03+ | $-40^{\circ} \mathrm{C}$ to $+85^{\circ} \mathrm{C}$ | $28 \mathrm{LCC}^{+}$ | $\pm 1$ |
| 5 $\mu \mathrm{s}$ MAXIMUM CONVERSION TIME |  |  |  |
| MX7672KN05+ | $0^{\circ} \mathrm{C}$ to $+70^{\circ} \mathrm{C}$ | 24 PDIP | $\pm 1$ |
| MX7672LN05+ | $0^{\circ} \mathrm{C}$ to $+70^{\circ} \mathrm{C}$ | 24 PDIP | $\pm 1 / 2$ |
| MX7672KP05+ | $0^{\circ} \mathrm{C}$ to $+70^{\circ} \mathrm{C}$ | 28 PLCC ${ }^{+}$ | $\pm 1$ |
| MX7672LP05+ | $0^{\circ} \mathrm{C}$ to $+70^{\circ} \mathrm{C}$ | 28 PLCC $^{+}$ | $\pm 1 / 2$ |
| MX7672TE05+ | $-55^{\circ} \mathrm{C}$ to $+125^{\circ} \mathrm{C}$ | $28 \mathrm{LCC}^{+*}$ | $\pm 1$ |
| MX7672UE05+ | $-55^{\circ} \mathrm{C}$ to $+125^{\circ} \mathrm{C}$ | 28 LCC $^{+*}$ | $\pm 3 / 4$ |
| 10us MAXIMUM CONVERSION TIME |  |  |  |
| MX7672KN10+ | $0^{\circ} \mathrm{C}$ to $+70^{\circ} \mathrm{C}$ | 24 PDIP | $\pm 1$ |
| MX7672LN10+ | $0^{\circ} \mathrm{C}$ to $+70^{\circ} \mathrm{C}$ | 24 PDIP | $\pm 1 / 2$ |
| MX7672KP10+ | $0^{\circ} \mathrm{C}$ to $+70^{\circ} \mathrm{C}$ | 28 PLCC ${ }^{+}$ | $\pm 1$ |
| MX7672LP10+ | $0^{\circ} \mathrm{C}$ to $+70^{\circ} \mathrm{C}$ | 28 PLCC $^{+}$ | $\pm 1 / 2$ |
| MX7672TE10+ | $-55^{\circ} \mathrm{C}$ to $+125^{\circ} \mathrm{C}$ | $28 \mathrm{LCC}^{+*}$ | $\pm 1$ |
| MX7672UE10+ | $-55^{\circ} \mathrm{C}$ to $+125^{\circ} \mathrm{C}$ | 28 LCC $^{+*}$ | $\pm 3 / 4$ |

+Denotes a lead(Pb)-free/RoHS-compliant package.
tContact factory for availability.
*Contact factory for processing to MIL-STD-883.

## Chip Information <br> PROCESS: BiCMOS

## Package Information

For the latest package outline information and land patterns (footprints), go to www.maximintegrated.com/packages. Note that a "+", "\#", or "-" in the package code indicates RoHS status only. Package drawings may show a different suffix character, but the drawing pertains to the package regardless of RoHS status.

| PACKAGE <br> TYPE | PACKAGE <br> CODE | OUTLINE <br> NO. | LAND <br> PATTERN NO. |
| :---: | :---: | :---: | :---: |
| 24 PDIP | N24+3 | $\underline{21-0043}$ | - |
| 28 PLCC | Q28+2 | $\underline{21-0049}$ | $\underline{90-0235}$ |
| 28 LCC | L28+2 | $\underline{21-4497}$ | $\underline{90-0178}$ |

## Revision History

| REVISION <br> NUMBER | REVISION <br> DATE | DESCRIPTION | PAGES <br> CHANGED |
| :---: | :---: | :--- | :---: |
| 0 | $4 / 91$ | Initial release | - |
| 1 | $1 / 12$ | Remove CERDIP packages from Ordering Information | 1,13 |


[^0]:    NOTE 1: OV TO +5V RANGE - CONNECT AIN2 TO AIN1
    OV TO + 10 V RANGE - CONNECT AIN2 TO AGND
    (CONFIGURATION IS 24-PIN DIP)

