Document Number: A3V07H600-42N Rev. 0, 08/2020

# **VRoHS**

# **RF Power LDMOS Transistor**

# N-Channel Enhancement-Mode Lateral MOSFET

This 112 W asymmetrical Doherty RF power LDMOS transistor is designed for cellular base station applications covering the frequency range of 616 to 870 MHz.

# 717–768 MHz

• Typical Doherty Single-Carrier W-CDMA Performance:  $V_{DD} = 48$  Vdc,  $I_{DQA} = 900$  mA,  $V_{GSB} = V_{GSC} = 1.0$  Vdc<sup>(1)</sup>,  $P_{out} = 112$  W Avg., Input Signal PAR = 9.9 dB @ 0.01% Probability on CCDF.<sup>(2)</sup>

Frequency	G <sub>ps</sub> (dB)	η <sub>D</sub> (%)	Output PAR (dB)	ACPR (dBc)
717 MHz	16.9	52.8	8.0	-30.7
742 MHz	17.0	51.3	8.1	-32.0
768 MHz	17.1	51.8	7.7	-32.4

#### 616-870 MHz<sup>(3)</sup>

Typical Doherty Single-Carrier W-CDMA Performance:  $V_{DD} = 48$  Vdc,  $I_{DQA} = 900$  mA,  $V_{GSB} = V_{GSC} = 1.1$  Vdc<sup>(1)</sup>,  $P_{out} = 112$  W Avg., Input Signal PAR = 9.9 dB @ 0.01% Probability on CCDF.

Frequency	G <sub>ps</sub> (dB)	η <sub>D</sub> (%)	Output PAR (dB)	ACPR (dBc)
616 MHz	18.2	45.4	7.7	-32.4
632 MHz	18.5	47.1	7.7	-31.9
650 MHz	18.7	47.7	7.8	-31.0
717 MHz	19.1	44.4	8.3	-36.2
732 MHz	19.1	43.4	8.5	-38.3
750 MHz	19.2	42.9	8.5	-39.5
840 MHz	19.1	44.9	8.1	-33.3
850 MHz	18.7	43.9	8.1	-32.7
860 MHz	18.4	42.8	8.0	-32.6
870 MHz	18.0	41.7	7.8	-32.4


1.  $V_{GSB} = V_{GSC}$  = peaking bias voltage.


2. All data measured in fixture with device soldered to heatsink.

3. Fixture designed with a wideband match.

#### Features

- Advanced high performance in-package Doherty
- Greater negative gate-source voltage range for improved Class C operation
- Designed for digital predistortion error correction systems







# Table 1. Maximum Ratings

Rating		Symbol	Va	lue	Unit
Drain-Source Voltage		V <sub>DSS</sub>	-0.5,	+105	Vdc
Gate-Source Voltage		V <sub>GS</sub>	-6.0	, +10	Vdc
Operating Voltage		V <sub>DD</sub>	55	, +0	Vdc
Storage Temperature Range		T <sub>stg</sub>	–65 to	o +150	°C
Case Operating Temperature Range		T <sub>C</sub>	-40 to	o +150	°C
Operating Junction Temperature Range (1,2)		TJ	-40 to	) +225	°C
Fable 2. Thermal Characteristics					
Characteristic		Symbol	Valu	e <sup>(2,3)</sup>	Unit
Thermal Resistance, Junction to Case Case Temperature 88°C, 112 W Avg., W-CDMA, 48 Vdc, I <sub>DQA</sub> = 9 V <sub>GSB</sub> = 1.0 Vdc, 742 MHz	00 mA,	R <sub>θJC</sub> 0.28		°C/W	
Table 3. ESD Protection Characteristics					
Test Methodology	Class		Class		
Human Body Model (per JS-001-2017)		2			
Charge Device Model (per JS-002-2014)		C3			
Table 4. Moisture Sensitivity Level					
Test Methodology	Rating	Package Peak Temperature			Unit
Per JESD22-A113, IPC/JEDEC J-STD-020	3		260		°C
Table 5. Electrical Characteristics (T <sub>A</sub> = 25°C unless otherwise r	noted)	•			
Characteristic	Symbol	Min	Тур	Max	Unit
Off Characteristics <sup>(4)</sup>		•		•	
Zero Gate Voltage Drain Leakage Current $(V_{DS} = 105 \text{ Vdc}, V_{GS} = 0 \text{ Vdc})$	I <sub>DSS</sub>	—	—	10	μAdo
Zero Gate Voltage Drain Leakage Current (V <sub>DS</sub> = 55 Vdc, V <sub>GS</sub> = 0 Vdc)	I <sub>DSS</sub>	—	—	1	μAdo
Gate-Source Leakage Current (V <sub>GS</sub> = 10 Vdc, V <sub>DS</sub> = 0 Vdc)	I <sub>GSS</sub>	-	_	1	μAdo
Dn Characteristics — Sides A, B and C <sup>(4)</sup>					
Gate Threshold Voltage ( $V_{DS}$ = 10 Vdc, $I_D$ = 194 $\mu$ Adc)	V <sub>GS(th)</sub>	1.0	1.8	2.5	Vdc
Gate Quiescent Voltage $(V_{DD} = 48 \text{ Vdc}, I_D = 900 \text{ mAdc}, \text{Measured in Functional Test})$	V <sub>GS(Q)</sub>	2.0	2.4	3.0	Vdc
Drain-Source On-Voltage (V <sub>GS</sub> = 10 Vdc, I <sub>D</sub> = 1.9 Adc)	V <sub>DS(on)</sub>	0.1	0.3	0.5	Vdc

1. Continuous use at maximum temperature will affect MTTF.

2. MTTF calculator available at <a href="http://www.nxp.com">http://www.nxp.com</a>.

3. Refer to AN1955, Thermal Measurement Methodology of RF Power Amplifiers. Go to http://www.nxp.com/RF and search for AN1955.

4. Each side of device measured separately.

(continued)

#### Table 5. Electrical Characteristics (T<sub>A</sub> = 25°C unless otherwise noted) (continued)

Characteristic	Symbol	Min	Тур	Max	Unit

**Functional Tests**<sup>(1)</sup> (In NXP Doherty Test Fixture, 50 ohm system) V<sub>DD</sub> = 48 Vdc, I<sub>DQA</sub> = 900 mA, V<sub>GSB</sub> = V<sub>GSC</sub> = 1.0 Vdc, P<sub>out</sub> = 112 W Avg., f = 717 MHz, Single-Carrier W-CDMA, IQ Magnitude Clipping, Input Signal PAR = 9.9 dB @ 0.01% Probability on CCDF. ACPR measured in 3.84 MHz Channel Bandwidth @ ±5 MHz Offset.

Power Gain	G <sub>ps</sub>	15.7	16.9	19.0	dB
Drain Efficiency	η <sub>D</sub>	43.0	49.5	—	%
Pout @ 3 dB Compression Point, CW	P3dB	57.0	59.0	—	dB
Adjacent Channel Power Ratio	ACPR	_	-34.8	-28.0	dBc

Wideband Ruggedness (In NXP Doherty Test Fixture, 50 ohm system)  $I_{DQA}$  = 900 mA,  $V_{GSB}$  =  $V_{GSC}$  = 1.0 Vdc, f = 742 MHz, Additive White Gaussian Noise (AWGN) with 10 dB PAR

ISBW of 300 MHz at 55 Vdc, 229 W Avg. Modulated Output Power (3 dB Input Overdrive from 112 W Avg. Modulated Output Power) No Device Degradation

**Typical Performance** (In NXP Doherty Test Fixture, 50 ohm system)  $V_{DD}$  = 48 Vdc,  $I_{DQA}$  = 900 mA,  $V_{GSB}$  =  $V_{GSC}$  = 1.0 Vdc, 717–768 MHz Bandwidth

Pout @ 3 dB Compression Point (2)	P3dB	—	794	—	W
AM/PM (Maximum value measured at the P3dB compression point across the 717–768 MHz frequency range)	Φ	—	-16	—	o
VBW Resonance Point (IMD Third Order Intermodulation Inflection Point)	VBW <sub>res</sub>		105	—	MHz
Gain Flatness in 51 MHz Bandwidth @ P <sub>out</sub> = 112 W Avg.	G <sub>F</sub>	—	0.12	—	dB
Gain Variation over Temperature (-40°C to +85°C)	ΔG		0.001	—	dB/°C
Output Power Variation over Temperature (-40°C to +85°C)	∆P1dB	_	0.014	_	dB/°C

#### Table 6. Ordering Information

Device	Tape and Reel Information	Package
A3V07H600-42NR6	R6 Suffix = 150 Units, 56 mm Tape Width, 13-inch Reel	OM-1230-6L

1. Part internally input matched.

2. P3dB = P<sub>avg</sub> + 7.0 dB where P<sub>avg</sub> is the average output power measured using an unclipped W-CDMA single-carrier input signal where output PAR is compressed to 7.0 dB @ 0.01% probability on CCDF.





Figure 2. A3V07H600-42N Production Test Circuit Component Layout

Part	Description	Part Number	Manufacturer
C1, C5, C10, C11, C12, C15, C32	100 pF Chip Capacitor	600F101JT250XT	ATC
C2, C33	4.7 pF Chip Capacitor	600F4R7BT250XT	ATC
C3	3.3 pF Chip Capacitor	600F3R3BT250XT	ATC
C4	3 pF Chip Capacitor	600F3R0BT250XT	ATC
C6, C7	6.8 pF Chip Capacitor	600F6R8BT250XT	ATC
C8, C9	10 μF Chip Capacitor	C3225X7S1H106K	TDK
C13, C16	4.7 μF Chip Capacitor	C4532X7S2A475M	TDK
C14, C17	10 μF Chip Capacitor	C5750X7S2A106M	TDK
C18, C19	220 μF, 100 V Electrolytic Capacitor	MCGPR100V227M16X26	Multicomp
C20, C23	0.01 μF Chip Capacitor	GRM319R72A103KA01D	Murata
C21, C22	0.1 μF Chip Capacitor	GRM319R72A104KA01D	Murata
C24, C29, C31, C34	5.6 pF Chip Capacitor	600F5R6BT250XT	ATC
C25	12 pF Chip Capacitor	600F120JT250XT	ATC
C26, C27	15 pF Chip Capacitor	600F150JT250XT	ATC
C28, C40	100 pF Chip Capacitor	600F101JT250XT	ATC
C30	8.2 pF Chip Capacitor	600F8R2BT250XT	ATC
C35, C37	2.2 pF Chip Capacitor	600F2R2BT250XT	ATC
C36, C38	3.9 pF Chip Capacitor	600F3R9BT250XT	ATC
C39	4.3 pF Chip Capacitor	600F4R3BT250XT	ATC
R1	50 $\Omega$ , 10 W Termination Chip Resistor	C8A50Z4	Anaren
R2, R3	3.9 Ω, 1/4 W Chip Resistor	CRCW12063R90FKEA	Vishay
Z1	700–900 MHz, 90°, 2 dB Asymmetric Coupler	CMX09A1P5	RN2 Technologies
PCB	RO4360, 0.020", ε <sub>r</sub> = 6.4	D126014	MTL

#### A3V07H600-42N

# **PACKAGE INFORMATION**

H-PFM-F-6 I/O 32.255 X 9.96 X 3.81 PKG, 9.14 PITCH-6L OM-1230-6L




ONXP B.V.	ALL RIGHTS RESERVED		DATE: 19	SEP 2019
MECHANICAL OUTLINE	STANDARD:	DRAWING NUMBER:	REVISION:	PAGE:
PRINT VERSION NOT TO SCALE	NON-JEDEC	98ASA01453D	A	1 OF 3

A3V07H600-42N

5

S0T2025-1

S0T2025-1



ONXP B.V.	ALL RIGHTS RESERVED		DATE: 19	SEP 2019
MECHANICAL OUTLINE	STANDARD:	DRAWING NUMBER:	REVISION:	PAGE:
PRINT VERSION NOT TO SCALE	NON-JEDEC	98ASA01453D	А	2

#### A3V07H600-42N

H-PFM-F-6 I/O 32.255 X 9.96 X 3.81 PKG, 9.14 PITCH-6L OM-1230-6L

SOT2025-1

NOTES:

- 1. CONTROLLING DIMENSION: MILLIMETER
- 2. INTERPRET DIMENSIONS AND TOLERANCES PER ASME Y14.5M-1994.
- 3. DATUM PLANE D IS LOCATED AT TOP OF LEAD AND IS COINCIDENT WITH THE LEAD WHERE THE LEAD EXITS THE PLASTIC BODY AT THE TOP OF THE PARTING LINE.
- 4. DIMENSIONS DO NOT INCLUDE MOLD PROTRUSION. ALLOWABLE PROTRUSION IS 0.15 MM PER SIDE. DIMENSIONS DO INCLUDE MOLD MISMATCH AND ARE DETERMINED AT DATUM PLANE D.
- 5. DIMENSION DOES NOT INCLUDE DAMBAR PROTRUSION. ALLOWABLE DAMBAR PROTRUSION SHALL BE 0.13 MM TOTAL IN EXCESS OF THE DIMENSION AT MAXIMUM MATERIAL CONDITION.
- 6. DATUMS A AND B TO BE DETERMINED AT DATUM PLANE D.
- $\overline{7}$ , dimension applies within zone e only.

C NXP B.V.	ALL RIGHTS RESERVED		DATE: 1	9 SEP 2019
MECHANICAL OUTLINE	STANDARD:	DRAWING NUMBER:	REVISION:	PAGE:
PRINT VERSION NOT TO SCALE	NON-JEDEC	98ASA01453D	А	3

# PRODUCT DOCUMENTATION, SOFTWARE AND TOOLS

Refer to the following resources to aid your design process.

### **Application Notes**

- AN1907: Solder Reflow Attach Method for High Power RF Devices in Plastic Packages
- AN1955: Thermal Measurement Methodology of RF Power Amplifiers

### Software

- Electromigration MTTF Calculator
- .s2p File

#### **Development Tools**

Printed Circuit Boards

# **REVISION HISTORY**

The following table summarizes revisions to this document.

Revision	Date	Description
0	Aug. 2020	Initial release of data sheet

#### A3V07H600-42N

#### How to Reach Us:

Home Page: nxp.com

Web Support: nxp.com/support Information in this document is provided solely to enable system and software implementers to use NXP products. There are no express or implied copyright licenses granted hereunder to design or fabricate any integrated circuits based on the information in this document. NXP reserves the right to make changes without further notice to any products herein.

NXP makes no warranty, representation, or guarantee regarding the suitability of its products for any particular purpose, nor does NXP assume any liability arising out of the application or use of any product or circuit, and specifically disclaims any and all liability, including without limitation consequential or incidental damages. "Typical" parameters that may be provided in NXP data sheets and/or specifications can and do vary in different applications, and actual performance may vary over time. All operating parameters, including "typicals," must be validated for each customer application by customer's technical experts. NXP does not convey any license under its patent rights nor the rights of others. NXP sells products pursuant to standard terms and conditions of sale, which can be found at the following address: <a href="https://www.nw.com/SalesTermsandConditions">nxp.com/SalesTermsandConditions</a>.

NXP, the NXP logo and Airfast are trademarks of NXP B.V. All other product or service names are the property of their respective owners. © 2020 NXP B.V.