

HC05CT4GRS/D REV. 2.0

68HC05CT4

General Release Specification

September 15, 1997



For More Information On This Product, Go to: www.freescale.com



General Release Specification

General Release Specification

 $\mathsf{MC68HC05CT4}-\mathsf{Rev}.\ 2.0$



List of Sections

Section 1. General Description
Section 2. Memory 25
Section 3. Central Processing Unit
Section 4. Interrupts
Section 5. Resets
Section 6. Operating Modes
Section 7. Parallel Input/Output (I/O) 55
Section 8. 16-Bit Timer
Section 9. Synchronous Serial Interface (SSI) 69
Section 10. Core Timer
Section 11. Dual Phase-Locked Loop (PLL)
Section 12. Pulse Width Modulator (PWM) 93
Section 13. Comparators
Section 14. Miscellaneous Register
Section 15. Instruction Set
Section 16. Electrical Specifications 125
Section 17. Mechanical Specifications
Section 18. Ordering Information

MC68HC05CT4 - Rev. 2.0



List of Sections

General Release Specification

 $\mathsf{MC68HC05CT4}-\mathsf{Rev.}\ 2.0$



Table of Contents

Section 1. General Description

1.1	Contents
1.2	Introduction
1.3	Mask Options
1.4	Signal Description
1.4.1	V_{DD} and V_{SS}
1.4.2	V_{DD2} and V_{SS2}
1.4.3	Maskable Interrupt Request (IRQ)
1.4.4	OSC1 and OSC2
1.4.5	Reset (RESET)
1.4.6	Port A (PA0–PA7)
1.4.7	Port B (PB0–PB7)
1.4.8	Port C (PC0–PC7/PWM)23
1.4.9	Port D (PD0/CMP3+, PD1/CMP1–, PD2/CMP12+,
	PD3/CMP2-, PD4/SDIO, PD5/SCK,
	and PD6/TCMP)23
1.4.10	TCAP
1.4.11	FinT and FinR
1.4.12	PDoutT and PDoutR24

Section 2. Memory

2.1	Contents
2.2	Introduction
2.3	Memory Map
2.4	Read-Only Memory (ROM)25
2.5	ROM Security Feature
2.6	Random-Access Memory (RAM)26



Table of Contents

Section 3. Central Processing Unit

3.1	Contents
3.2	Introduction
3.3	Accumulator
3.4	Index Register
3.5	Condition Code Register
	Stack Pointer
3.7	Program Counter

Section 4. Interrupts

4.1	Contents
4.2	Introduction
4.3	CPU Interrupt Processing
4.4	Reset Interrupt Sequence
4.5	Software Interrupt (SWI)
4.6	Hardware Interrupts
4.7	External Interrupt (IRQ)
4.8	External Interrupt Timing40
4.9	16-Bit Timer Interrupt
4.10	SSI Interrupt
4.11	Core Timer Interrupt
4.12	Comparator 3 Interrupt

Section 5. Resets

3
3
6
6
6
6
7
7
7
8
8

General Release Specification



Section 6. Operating Modes

6.1	Contents
6.2	Introduction
6.3	Single-Chip Mode
6.4	Low-Power Modes
6.4.1	Stop Mode
6.4.2	Stop Recovery
6.4.3	Wait Mode
6.4.4	Low-Power Wait

Section 7. Parallel Input/Output (I/O)

55
55
55
56
56
57
57

Section 8. 16-Bit Timer

Contents
Introduction
Counter Register
Output Compare Register62
Input Capture Register63
Timer Control Register64
Timer Status Register65
Timer During Wait Mode66
Timer During Stop Mode
Timer Power Supply Source

Section 9. Synchronous Serial Interface (SSI)

9.1	Contents	9
9.2	Introduction	9



Table of Contents

9.3	Signal Format
9.3.1	Serial Clock (SCK)71
9.3.2	Serial Data In/Out (SDIO)71
9.4	SSI Registers
9.4.1	SSI Control Register
9.4.2	SSI Status Register
9.4.3	SSI Data Register
9.5	Operation During Wait Mode76
9.6	Operation During Stop Mode76
9.7	SSI Power Supply Source

Section 10. Core Timer

10.1	Contents	.79
10.2	Introduction	.79
10.3	Core Timer Control and Status Register	.81
10.4	Core Timer Counter Register	.83
10.5	Computer Operating Properly (COP) Reset	.84
10.6	Timer During Wait Mode	.84
10.7	Core Timer Power Supply Source	.84

Section 11. Dual Phase-Locked Loop (PLL)

11.1	Contents
11.2	Introduction
11.3	Registers
11.3.1	Dual Control Register
11.3.2	12-Bit Reference Counter Modulus Register
11.3.3	16-Bit Transmit Counter Modulus Register
11.3.4	16-Bit Receive Counter Modulus Register
11.4	PLL Power Supply Source

Section 12. Pulse Width Modulator (PWM)

12.1	Contents
12.2	Introduction
12.3	Functional Description95
12.4	PWM Data Register96
12.5	PWM During Wait Mode97

General Release Specification



12.6	PWM During Stop Mode	.97
12.7	PWM During Reset	.97
12.8	PWM Power Supply Source	.97

Section 13. Comparators

13.1	Contents
13.2	Introduction
13.3	Comparator Control/Status Register
13.4	Reading Comparator Outputs
13.5	Comparator During Wait Mode103
13.6	Comparator During Stop Mode
13.7	Comparator Power Supply Source

Section 14. Miscellaneous Register

14.1	Contents
14.2	Introduction
14.3	Miscellaneous Control Register
14.4	Miscellaneous Register Power Supply Source

Section 15. Instruction Set

15.1 C	ontents
15.2 In	troduction
15.3 A	ddressing Modes
15.3.1	Inherent
15.3.2	Immediate
15.3.3	Direct
15.3.4	Extended
15.3.5	Indexed, No Offset110
15.3.6	Indexed, 8-Bit Offset110
15.3.7	Indexed,16-Bit Offset
15.3.8	Relative
15.4 In	struction Types111
15.4.1	Register/Memory Instructions
15.4.2	Read-Modify-Write Instructions
15.4.3	Jump/Branch Instructions114
15.4.4	Bit Manipulation Instructions
15.4.5	Control Instructions

MC68HC05CT4 - Rev. 2.0



Table of Contents

15.5	Instruction Set Summary	118
15.6	Opcode Map	123

Section 16. Electrical Specifications

16.1	Contents
16.2	Introduction
16.3	Maximum Ratings126
16.4	Operating Range127
16.5	Thermal Characteristics
16.6	5.0 V DC Electrical Characteristics128
16.7	3.3 V DC Electrical Characteristics
16.8	3.3 V and 5.0 V Control Timing
16.9	Comparators
16.10	PWM Timing
16.11	PLL Signal Input

Section 17. Mechanical Specifications

17.1	Contents	3
17.2	Introduction	3
17.3	44-Lead Plastic-Leaded Chip Carrier (Case 777-02) 13	4
17.4	44-Lead Quad Flat Pack (Case 824A-01)13	5

Section 18. Ordering Information

18.1	Contents
18.2	Introduction
18.3	MCU Ordering Forms
18.4	Application Program Media
18.5	ROM Program Verification
18.6	ROM Verification Units (RVUs)140
18.7	MC Order Numbers140



List of Figures

Figure	Title	Page
1-1	MC68HC05CT4 Block Diagram	18
1-2	44-Lead PLCC Pinout	20
1-3	44-Lead QFP Pinout	20
1-4	Oscillator Connections	22
2-1	MC68HC05CT4 8-K Memory Map	27
2-2	I/O Registers	28
3-1	Programming Model	31
3-2	Stacking Order	32
4-1	Interrupt Processing Flowchart.	
4-2	IRQ Function Block Diagram	39
5-1	Reset Block Diagram	44
5-2	RESET and POR Timing Diagram	
5-3	COP Watchdog Timer Location	48
6-1	Single-Chip Mode Pinout of the MC68HC05CT4	51
6-2	Stop Recovery Timing Diagram	
6-3	STOP/WAIT Flowchart	53
7-1	Port C Pullup Option	56
7-2	I/O Circuitry	58
8-1	16-Bit Timer Block Diagram	
8-2	Timer Control Register (TCR)	
8-3	Timer Status Register (TSR)	65



List of Figures

Figure	Title	Page
9-1	SSI Block Diagram	70
9-2	Serial I/O Port Timing	72
9-3	SSI Control Register (SCR)	73
9-4	SSI Status Register (SSR)	75
9-5	SSI Data Register (SDR)	76
10-1	Core Timer Block Diagram	80
10-2	Core Timer Control and Status Register (CTCSR)	81
10-3	Core Counter Register (CTCR)	83
11-1	Dual PLL Block Diagram	86
11-2	Dual PLL Control Register	87
11-3	12-Bit Reference Counter (PLLRC)	
11-4	16-Bit Transmit Counter (PLLTX)	90
11-5	16-Bit Receive Counter (PLLRX)	91
11-6	Counter Structure Block Diagram.	92
12-1	PWM Block Diagram	94
12-2	PWM Waveforms	95
12-3	PWM Data Register (PWMDR)	96
13-1	Comparator Block Diagram	100
13-2	Comparator Control/Status Register (CMPCSR)	101
14-1	Miscellaneous Control Register (MISCR)	105
16-1	Stop Recovery Timing Diagram	132

MC68HC05CT4 - Rev. 2.0



List of Tables

Table	Title	Page
4-1	Vector Address for Interrupts and Reset	36
5-1	COP Watchdog Timer Recommendations	48
6-1	Operating Mode Conditions	49
7-1	I/O PIn Functions	57
9-1	SSI Rates	74
10-1	RTI and COP Rates at 2.048 MHz	82
11-1	PLL Reference Counter Select	87
15-1 15-2 15-3 15-4 15-5 15-6 15-7	Register/Memory Instructions Read-Modify-Write Instructions Jump and Branch Instructions Bit Manipulation Instructions Bit Manipulation Instructions Instructions Instruction Set Summary Opcode Map	113 115 116 117 118
18-1	MC Order Numbers	140



List of Tables

General Release Specification

 $\mathsf{MC68HC05CT4}-\mathsf{Rev.}\ 2.0$



Section 1. General Description

1.1 Contents

1.2	Introduction
1.3	Mask Options
1.4	Signal Description
1.4.1	V _{DD} and V _{SS}
1.4.2	V _{DD2} and V _{SS2}
1.4.3	Maskable Interrupt Request (IRQ)
1.4.4	OSC1 and OSC2
1.4.5	Reset (RESET)
1.4.6	Port A (PA0–PA7)
1.4.7	Port B (PB0–PB7)
1.4.8	Port C (PC0–PC7/PWM)23
1.4.9	Port D (PD0/CMP3+, PD1/CMP1–, PD2/CMP12+, PD3/CMP2–, PD4/SDIO, PD5/SCK,
	and PD6/TCMP)
1.4.10	
1.4.11	
1.4.12	PDoutT and PDoutR24

1.2 Introduction

The MC68HC05CT4 is a 44-pin member of the MC68HC05 Family of microcontrollers (MCUs), which supports cordless telephone applications. The memory map includes 5376 bytes of on-chip ROM and 256 bytes of RAM. The microcontroller unit has three 8-bit input/output (I/O) ports: A, B, and C; and one 7-bit I/O port: D. Port C has pullup options and keyscan capability. The MC68HC05CT4 includes a bird core, a bird timer, a synchronous serial interface (SSI), 16-bit timer, a

MC68HC05CT4 - Rev. 2.0



General Description

dual 60-MHz phase-locked loop (PLL), pulse width modulator (PWM), and an on-chip computer operating properly (COP) watchdog circuit.

Features of the MC68HC05CT4 include:

- Low Cost
- HC05 Core
- 44-Pin Plastic Leaded Chip Carrier (PLCC) Package
- 10.24-MHz On-Chip Crystal Oscillator
- 2.048-MHz Internal CPU Speed
- 5136 Bytes of User ROM
- 240 Bytes of Self-Check ROM
- 256 Bytes of On-Chip RAM
- 16-Bit Timer
- 31 Bidirectional I/O Lines
- Power-Saving Stop and Wait Modes
- Core Timer
- Dual 60-MHz PLL
- Simple Serial with Bidirectional Data (SSI)
- Keyscan Interrupt with Pullups on Port C
- Mask Selectable Options:
 - COP Watchdog Timer
 - Edge-Sensitive or Edge- and Level-Sensitive Interrupt Trigger
 - Port C Pullups for Keyscan
 - 1-Channel, 6-Bit Pulse Width Modulator (PWM)
- Three Comparators
- ROM Security Feature

General Release Specification



1.3 Mask Options

The MC68HC05CT4 has eight mask options:

- Six port C pullups
- The IRQ sensitivity
- COP enable/disable

These are nonprogrammable options in that they are selected at the time of code submission when masks are made. These options are:

PC7PU — Port C7 Pullup

This bit enables or disables the pullup on port C bit 7.

- 1 = Enables the pullup
- 0 = Disables the pullup
- **NOTE:** Since port C bit 7 also is shared with the PWM output, PC7PU cannot be selected if PWM output is needed.

PC6PU — Port C6 Pullup

This option enables or disables the pullup on port C bit 6.

- 1 = Enables pullup
- 0 = Disables pullup
- PC5PU Port C5 Pullup

This option enables or disables the pullup on port C bit 5.

- 1 = Enables pullup
- 0 = Disables pullup

PC4PU — Port C4 Pullup

This option enables or disables the pullup on port C bit 4.

- 1 = Enables pullup
- 0 = Disables pullup

PC23PU — Port C Bits 2 and 3 Pullups


When PC23PU = 1, the pullups on port C bits 2 and 3 are enabled simultaneously.

When PC23PU = 0, the pullups on port C bits 2 and 3 are disabled simultaneously.

MC68HC05CT4 - Rev. 2.0



General Description





General Release Specification



PC01PU — Port C Bits 0 and 1 Pullups

When PC01PU = 1, the pullups on port C bits 0 and 1 are enabled simultaneously.

When PC01PU = 0, the pullups on port C bits 0 and 1 are disabled simultaneously.

COP — COP Enable

When the COP option is selected, the COP watchdog timer is enabled.

When the COP option is deselected, the COP watchdog timer is disabled.


IRQ — IRQ Sensitivity

When the IRQ option is selected (IRQEN = 1), edge- and levelsensitive IRQ is enabled.

When the IRQ option is deselected (IRQEN = 0), edge-only sensitive IRQ is enabled.

NOTE: A line over a signal name indicates an active-low signal. For example, RESET is active low.

General Description



General Release Specification



1.4 Signal Description

The following paragraphs describe the signals.

1.4.1 $\,V_{DD}$ and V_{SS}

Power is supplied to the microcontroller's digital circuits using these two pins. V_{DD} is the positive supply and V_{SS} is ground.

1.4.2 V_{DD2} and V_{SS2}

Power is supplied to noise-susceptible circuitry such as the phase-locked loop (PLL), comparators, and oscillators that require "cleaner" supplies using these two pins. V_{DD2} is the positive supply and V_{SS2} is ground.

1.4.3 Maskable Interrupt Request (IRQ)

This pin has a mask option as specified by the user that provides one of two different choices of interrupt triggering sensitivity. The options are:

- 1. Negative edge-sensitive triggering only
- 2. Both negative edge-sensitive and level-sensitive triggering

The microcontroller unit (MCU) completes the current instruction before it responds to the interrupt request. When \overline{IRQ} goes low for at least one t_{ILIH} , a logic 1 is latched internally to signify that an interrupt has been requested. When the MCU completes its current instruction, the interrupt latch is tested. If the interrupt latch contains a logic 1 and the interrupt mask bit (I bit) in the condition code register is clear, the MCU then begins the interrupt sequence.

If the option is selected to include level-sensitive triggering, the \overline{IRQ} input requires an external resistor to V_{DD} for wire-OR operation.

The IRQ pin contains an internal Schmitt trigger as part of its input to improve noise immunity.



General Description

NOTE: The voltage on the IRQ pin affects the mode of operation. See **Section 6. Operating Modes**.

1.4.4 OSC1 and OSC2

These pins provide control input for an on-chip clock oscillator circuit that drives the PLL reference source. A crystal resonator, a ceramic resonator, or an external signal connects to these pins providing a system clock. The oscillator frequency is selectable between 5 or 40 times the internal bus rate. Typical oscillator configurations and component values are shown in **Figure 1-4**. The manufacturer of the crystal should be consulted, since actual component values are dependent on the type of crystal used.




Figure 1-4. Oscillator Connections

1.4.5 Reset (RESET)

This active-low pin is used to reset the MCU to a known startup state by pulling $\overline{\text{RESET}}$ low. The $\overline{\text{RESET}}$ pin contains an internal Schmitt trigger as part of its input to improve noise immunity. See Section 5. Resets.



1.4.6 Port A (PA0-PA7)

These eight I/O lines comprise port A. The state of any pin is software programmable, and all port A lines are configured as input during poweron or reset.

1.4.7 Port B (PB0–PB7)

These eight I/O lines comprise port B. The state of any pin is software programmable and all port B lines are configured as input during poweron or reset.

1.4.8 Port C (PC0-PC7/PWM)

These eight I/O lines comprise port C. All port C lines are configured as input during power-on or reset. Port C has pullup devices and interrupt capability by pin; however, the state of any pin is determined by the user at the time of code submission. For a detailed description of I/O programming, refer to **7.7 Input/Output Port Pin Programming**. PC7 is shared with the output of the pulse-width modulation (PWM) function.

1.4.9 Port D (PD0/CMP3+, PD1/CMP1-, PD2/CMP12+, PD3/CMP2-, PD4/SDIO, PD5/SCK, and PD6/TCMP)

These seven port lines comprise port D. The state of any pin is software programmable and the lines are configured as input during power-on or reset. PD4 and PD5 are shared with the SSI subsystem, PD6 is shared with the 16-bit timer subsystem, and PD0–PD3 are shared with the comparators. For a detailed description on I/O programming, refer to **7.7 Input/Output Port Pin Programming**.

1.4.10 TCAP

This pin is used for the16-bit timer input capture operation. Depending on the value of the IEDG bit in the timer control register (TCR), the appropriate level of transition on TCAP will be monitored. When the

MC68HC05CT4 - Rev. 2.0



General Description

correct level of transition has occurred, the free-running counter will be transferred to the input capture register.

1.4.11 FinT and FinR

These pins are inputs to the PLL transmit and the receive counters, respectively. They typically are driven by the loop VCO and are also AC-coupled. The minimum input signal level is 200 mV peak to peak @ 60.0 MHz.

1.4.12 PDoutT and PDoutR

These PLL pins are 3-state outputs of the transmit and receive phase detectors, respectively, for use as either loop error signals or phase detector signals.



General Release Specification — MC68HC05CT4

Section 2. Memory

2.1 Contents

2.2	Introduction
2.3	Memory Map
2.4	Read-Only Memory (ROM)25
2.5	ROM Security Feature
2.6	Random-Access Memory (RAM)26

2.2 Introduction

This section describes the organization of the on-chip memory. The MC68HC05CT4 8-Kbyte memory map is shown in **Figure 2-1** and the input/output (I/O) registers in **Figure 2-2**.

2.3 Memory Map

The MC68HC05CT4 has an 8-Kbyte memory map consisting of user read-only memory (ROM), random-access memory (RAM), self-check ROM, and I/O.

2.4 Read-Only Memory (ROM)

The user ROM consists of 5120 bytes of ROM located from \$0B00 to \$1EFF and 16 bytes of user vectors located from \$1FF0 to \$1FFF.

The self-check ROM is located from \$1F00 to \$1FEF.

MC68HC05CT4 - Rev. 2.0



Memory

Twelve of the user vectors, \$1FF4–\$1FFF, are dedicated to reset and interrupt vectors. The four remaining locations — \$1FF0, \$1FF1, \$1FF2, and \$1FF3 — are general-purpose user ROM locations.

2.5 ROM Security Feature

A security feature has been incorporated into the MC68HC05CT4 to help prevent external viewing of the ROM contents. This feature aids in maintaining the security of proprietary information in customer-developed software.¹

2.6 Random-Access Memory (RAM)

The user RAM consists of 256 bytes of a shared stack area. The RAM starts at address \$0030 and ends at address \$012F. The stack begins at address \$00FF. The stack pointer can access 64 bytes of RAM in the range \$00FF to \$00C0.

NOTE: Using the stack area for data storage or temporary work locations requires care to prevent it from being overwritten due to stacking from an interrupt or subroutine call.

^{1.} No security feature is absolutely secure. However, Motorola's strategy is to make reading or copying the ROM difficult for unauthorized users.



Memory Random-Access Memory (RAM)

0000	I/O	\$0000	Ports	Port A Data Register	\$00
50022	35 Bytes		8 Bytes	Port B Data Register	\$01
60023	Reserved		Core Timer	 Port C Data Register	\$02
5002F	13 Bytes		2 Bytes	Port D Data Register	\$03
	RAM		PLL	 Port A Data Direction Register	\$04
	208 Bytes		8 Bytes	Port B Data Direction Register	\$05
			Reserved	 Port C Data Direction Register	\$06
500C0	Stack		1 Byte	Port D Data Direction Register	\$07
00FF	64 Bytes RAM	-	Timer	Core Timer Control/Status Register	\$08
012F	48 Bytes		10 Bytes	Core Timer Counter Register	\$09
0130	Unused		SSI	 PLL Control Register	\$0A
	2512 Bytes		3 Bytes	PLL Ref. Counter MSB	\$0B
0AFF		\neg	Reserved	PLL Ref. Counter LSB	\$0C
			PWM	Transmit PLL MSB	\$0D
	User ROM		1 Byte	 Transmit PLL LSB	\$0E
	5120 Bytes		Miscellaneous 1 Byte	Receive PLL MSB	\$0F
			Comparators	 Receive PLL LSB	\$10
1F00 1F01	Self-Check ROM	\$0022	1 Byte	Reserved	\$11
	240 Bytes			 Timer Control Register	\$12
		_		Timer Status Register	\$13
1FF0 -	ROM User Vectors			Input Capture MSB	\$14
IFFF	16 Bytes			Input Capture LSB	\$15
				Output Compare MSB	\$16
				Output Compare LSB	\$17
				Counter MSB	\$18
				Counter LSB	\$19
				Alternate Counter MSB	\$1A
				Alternate Counter LSB	\$1B
				SSI Status Register	\$1C
				SSI Data Register	\$1D
				SSI Control Register	\$1E
				Reserved	\$1F
				PWM Data Register	\$20
				Miscellaneous Register	\$21
				Comparator Control/Status Register	\$22

Figure 2-1. MC68HC05CT4 8-K Memory Map

MC68HC05CT4 - Rev. 2.0



Memory

\$00 \$01	Port A Data Register								
\$01									
	Port B Data Register								
\$02	Port C Data Register								
\$03	Port D Data Register	0							
\$04	Port A Data Direction Register								
\$05	Port B Data Direction Register								
\$06	Port C Data Direction Register								
\$07	Port D Data Direction Register	0							
\$08	Timer Control and Status Register	CTOF	RTIF	TOFE	RTIE	TOFC	RTFC	RT1	RT0
\$09	Timer Counter Register								
\$0A	PLL Control Register	0	TLOCK	RLOCK	REFON	TXON	RXON	PLS1	PLS0
\$0B	B PLL Reference Counter — MSB		0	0	0				
\$0C	PLL Reference Counter — LSB								
\$0D	PLL Transmit Counter — MSB								
\$0E	PLL Transmit Counter — LSB								
\$0F	PLL Receive Counter — MSB								
\$10	PLL Receive Counter — LSB								
\$11	Reserved	R	R	R	R	R	R	R	R
\$12	Timer Control Register	ICIE	OCIE	TOIE	0	0	TON	IEDGE	OLVL
\$13	Timer Status Register	ICF	OCF	0	0	0	0	0	0
\$14	Timer Input Capture — MSB								
\$15	\$15 Timer Input Capture — LSB								
\$16	\$16 Timer Output Compare — MSB								
\$17	TImer Output Compare — LSB								
\$18	Timer Counter — MSB								
\$19	Timer Counter — LSB								

R = Reserved

Figure 2-2. I/O Registers



Memory Random-Access Memory (RAM)

Addr	Register Name	Bit 7	6	5	4	3	2	1	0
\$1A	Timer Alternate Counter — MSB								
\$1B	TImer Alternate Counter — LSB								
\$1C	IC SSI Status Register		DCOL	0	0	0	0	0	0
\$1D	1D SSI Data Register								
\$1E	SSI Control Register	SIE	SE	LSBF	MSTR	CPOL	T/R	SR1	SR0
\$1F	1F Reserved		R	R	R	R	R	R	R
\$20	20 PWM Data Register		0						
\$21	21 Miscellaneous Register		0	0	0	SPEED	COE	PWME	0
\$22	Comparator Control/Status Register	CMP3	CMP2	CMP1	CM3IE	CM3IC	CEN3	CEN2	CEN1

R = Reserved

Figure 2-2. I/O Registers (Continued)



General Release Specification

MC68HC05CT4 - Rev. 2.0

Memory For More Information On This Product, Go to: www.freescale.com



General Release Specification — MC68HC05CT4

Section 3. Central Processing Unit

3.1 Contents

3.2	Introduction
3.3	Accumulator
3.4	Index Register
3.5	Condition Code Register
3.6	Stack Pointer
3.7	Program Counter

3.2 Introduction

The MCU contains five registers as shown in **Figure 3-1**. The interrupt stacking order is shown in **Figure 3-2**.





Figure 3-1. Programming Model



Central Processing Unit







Figure 3-2. Stacking Order


3.3 Accumulator

The accumulator (A) is a general-purpose 8-bit register used to hold operands and results of arithmetic calculations or data manipulations.



3.4 Index Register

The index register (X) is an 8-bit register used for the indexed addressing value to create an effective address. The index register may also be used as a temporary storage area.



General Release Specification



Central Processing Unit Condition Code Register

3.5 Condition Code Register

The condition code register (CCR) is a 5-bit register in which the H, N, Z, and C bits are used to indicate the results of the instruction just executed, and the I bit is used to enable interrupts. These bits can be tested individually by a program, and specific actions can be taken as a result of their state. Each bit is explained in the following paragraphs.



Half Carry (H)

This bit is set during ADD and ADC operations to indicate that a carry occurred between bits 3 and 4.

Interrupt (I)

When this bit is set, the timer and external interrupt are masked (disabled). If an interrupt occurs while this bit is set, the interrupt is latched and processed as soon as the I bit is cleared.

Negative (N)

When set, this bit indicates that the result of the last arithmetic, logical, or data manipulation was negative.

Zero (Z)

When set, this bit indicates that the result of the last arithmetic, logical, or data manipulation was zero.

Carry/Borrow (C)

When set, this bit indicates that a carry or borrow out of the arithmetic logical unit (ALU) occurred during the last arithmetic operation. This bit also is affected during bit test and branch instructions and during shifts and rotates.

MC68HC05CT4 - Rev. 2.0



3.6 Stack Pointer

The stack pointer contains the address of the next free location on the stack. During an MCU reset or the reset stack pointer (RSP) instruction, the stack pointer is set to location \$00FF. The stack pointer then is decremented as data is pushed onto the stack and incremented as data is pulled from the stack.

When accessing memory, the seven most significant bits (MSB) are permanently set to 0000011. These seven bits are appended to the six least significant register bits to produce an address within the range of \$00FF to \$00C0. Subroutines and interrupts may use up to 64 (decimal) locations. If 64 locations are exceeded, the stack pointer wraps around and loses the previously stored information. A subroutine call occupies two locations on the stack; an interrupt uses five locations.

12					7		0
0	0	0	0	0	1	1	SP

3.7 Program Counter

The program counter (PC) is a 13-bit register that contains the address of the next byte to be fetched.

12		0
	PC	

NOTE: The HC05 CPU core is capable of addressing 16-bit locations. For this implementation, however, the addressing registers are limited to an 8-Kbyte memory map

General Release Specification



Section 4. Interrupts

4.1 Contents

4.2	Introduction
4.3	CPU Interrupt Processing
4.4	Reset Interrupt Sequence
4.5	Software Interrupt (SWI)
4.6	Hardware Interrupts
4.7	External Interrupt (IRQ)
4.8	External Interrupt Timing40
4.9	16-Bit Timer Interrupt40
4.10	SSI Interrupt
4.11	Core Timer Interrupt
4.12	Comparator 3 Interrupt

4.2 Introduction

MC68HC05CT4 - Rev. 2.0

The MCU can be interrupted seven different ways:

- 1. Nonmaskable software interrupt instruction (SWI)
- 2. External asynchronous interrupt (IRQ)
- 3. External interrupt via IRQ on PC0-PC7
- 4. Internal 16-bit timer interrupt (TIMER)
- 5. Internal synchronous serial interface (SSI) interrupt
- 6. Internal core timer interrupt
- 7. Comparator 3

4.3 CPU Interrupt Processing

Interrupts cause the processor to save register contents on the stack and to set the interrupt mask (I bit) to prevent additional interrupts. Unlike RESET, hardware interrupts do not cause the current instruction execution to be halted, but are considered pending until the current instruction is complete.

If interrupts are not masked (I bit in the CCR is clear) and the corresponding interrupt enable bit is set, the processor will proceed with interrupt processing. Otherwise, the next instruction is fetched and executed. If an interrupt occurs, the processor completes the current instruction, stacks the current CPU register states, sets the I bit to inhibit further interrupts, and finally checks the pending hardware interrupts. If more than one interrupt is pending after the stacking operation, the interrupt with the highest vector location shown in Table 4-1 will be serviced first. The SWI is executed the same as any other instruction, regardless of the I-bit state.

When an interrupt is to be processed, the CPU fetches the address of the appropriate interrupt software service routine from the vector table at locations \$1FF4-\$1FFF as defined in Table 4-1.

Register	Flag Name	Interrupt	CPU Interrupt	Vector Address
N/A	N/A	Reset	RESET	\$1FFE-\$1FFF
N/A	N/A	Software	SWI	\$1FFC-\$1FFD
CMCSR	CMP3	CMP3, External Interrupts*	CMP3/IRQ	\$1FFA-\$1FFB
TSR	OCF, ICF, TOF	16-bit Timer Interrupts	TIMER	\$1FF8-\$1FF9
SSSR	SSIF	SSI Interrupt	SSI	\$1FF6\$1FF7
CTCSR	TOFE, RTIE	Core Timer Interrupts	TIMER, RTI	\$1FF4-\$1FF5

Table 4-1. Vector Address for Interrupts and Reset

* External interrupts include IRQ and PORTC sources.



The M68HC05 CPU does not support interruptible instructions. The maximum latency to the first instruction of the interrupt service routine must include the longest instruction execution time plus stacking overhead.

Latency = (Longest instruction execution time + 10) x t_{cvc} seconds

A return-to-interrupt (RTI) instruction is used to signify when the interrupt software service routine is completed. The RTI instruction causes the register contents to be recovered from the stack and normal processing to resume at the next instruction that was to be executed when the interrupt took place. Figure 4-1 shows the sequence of events that occurs during interrupt processing.

4.4 Reset Interrupt Sequence

The reset function is not in the strictest sense an interrupt; however, it is acted upon in a similar manner as shown in **Figure 4-1**. A low-level input on the RESET pin or an internally generated RST signal causes the program to vector to its starting address, which is specified by the contents of memory locations \$1FFE and \$1FFF. The I bit in the condition code register is also set. The MCU is configured to a known state during this type of reset as described in **4.3 CPU Interrupt Processing**.

4.5 Software Interrupt (SWI)


The SWI is an executable instruction and a nonmaskable interrupt since it is executed regardless of the state of the I bit in the CCR. If the I bit is zero (interrupts enabled), the SWI instruction executes after interrupts that were pending before the SWI was fetched or before interrupts generated after the SWI was fetched. The interrupt service routine address is specified by the contents of memory locations \$1FFC and \$1FFD.

Semiconductor, Inc.

MC68HC05CT4 - Rev. 2.0



Interrupts





General Release Specification




4.6 Hardware Interrupts


All hardware interrupts except RESET are maskable by the I bit in the CCR. If the I bit is set, all hardware interrupts (internal and external) are disabled. Clearing the I bit enables the hardware interrupts. The two types of hardware interrupts are explained in the following sections.

4.7 External Interrupt (IRQ)

The IRQ pin provides an asynchronous interrupt to the CPU. A block diagram of the IRQ function is shown in **Figure 4-2**.

NOTE: The BIH and BIL instructions will apply only to the level on the IRQ pin itself, and not to the output of the logic OR function with the port C IRQ interrupts. The state of the individual port C pins can be checked by reading the appropriate port C pins as inputs.





The IRQ pin is one source of an external interrupt. All port C pins (PC0–PC7) act as other external interrupt sources if the keyscan feature is enabled as specified by the user.

When edge sensitivity is selected for the IRQ interrupt, it is sensitive to:

- Falling edge on the IRQ pin
- Falling edge on any port C pin with keyscan enabled



Interrupts

When edge and level sensitivity is selected for the IRQ interrupt, it is sensitive to the following cases:

- Low level on the IRQ pin
- Falling edge on the IRQ pin
- Falling edge or low level on any port C pin with keyscan enabled

4.8 External Interrupt Timing

If the interrupt mask bit (I bit) of the CCR is set, all maskable interrupts (internal and external) are disabled. Clearing the I bit enables interrupts. The interrupt request is latched immediately following the falling edge of the \overline{IRQ} source. The interrupt request is then synchronized internally and serviced as specified by the contents of \$1FFA and \$1FFB.

Either a level-sensitive and edge-sensitive trigger or an edge-sensitive only trigger is available via the mask programmable option for the \overline{IRQ} pin.

4.9 16-Bit Timer Interrupt

Three different timer interrupt flags cause a timer interrupt whenever they are set and enabled. The interrupt flags are in the timer status register (TSR), and the enable bits are in the timer control register (TCR). Any of these interrupts vector to the same interrupt service routine, located at the address specified by the contents of memory locations \$1FF8 and \$1FF9.

4.10 SSI Interrupt

Two different synchronous serial interrupt (SSI) flags cause an SSI interrupt whenever they are set and enabled. The interrupt flags are in the SSI status register (SSSR), and the enable bits are in the SSI control register (SSCR). Either of these interrupts vector to the same interrupt service routine, located at the address specified by the contents of memory locations \$1FF6 and \$1FF7.

General Release Specification



Interrupts Core Timer Interrupt

4.11 Core Timer Interrupt

This timer can create two types of interrupts. A timer overflow interrupt occurs whenever the 8-bit timer rolls over from \$FF to \$00 and the enable bit TOFE is set. A real-time interrupt occurs whenever the programmed time elapses and the enable bit RTIE is set. Either of these interrupts vector to the same interrupt service routine, located at the address specified by the contents of memory locations \$1FF4 and \$1FF5.

4.12 Comparator 3 Interrupt

Comparator 3 can create an interrupt when its output (CMP3) gets set and the enable bit CM3IE is set. The interrupt service routine is located at the address specified by the contents of memory locations \$1FFA and \$1FFB.

MC68HC05CT4 - Rev. 2.0



General Release Specification

MC68HC05CT4 - Rev. 2.0

Interrupts For More Information On This Product, Go to: www.freescale.com



General Release Specification — MC68HC05CT4

Section 5. Resets

5.1 Contents

5.2	Introduction
5.3	External Reset (RESET)43
5.4	Internal Resets
5.4.1	Power-On Reset (POR)46
5.4.2	Computer Operating Properly Reset (COPR)46
5.4.2.	1 Resetting the COP46
5.4.2.	2 COP During Wait Mode47
5.4.2.	3 COP During Stop Mode47
5.4.2.	4 COP Watchdog Timer Considerations47
5.4.2.	5 COP Register
5.4.3	Illegal Address

5.2 Introduction

The MCU can be reset from four sources: one external input and three internal restart conditions. The RESET pin is an input with a Schmitt trigger as shown in Figure 5-1. All the internal peripheral modules will be reset by the internal reset signal (RST). Refer to Figure 5-2 for reset timing detail.

5.3 External Reset (RESET)

The RESET pin is the only external source of a reset. This pin is connected to a Schmitt trigger input gate to provide an upper and lower threshold voltage separated by a minimum amount of hysteresis. This external reset occurs whenever the RESET pin is pulled below the lower threshold and remains in reset until the RESET pin rises above the upper threshold. This active-low input will generate the RST signal and

MC68HC05CT4 - Rev. 2.0



Resets

reset the CPU and peripherals. Termination of the external RESET input or the internal COP watchdog reset are the only reset sources that can alter the operating mode of the MCU.

NOTE: Activation of the RST signal is generally referred to as reset of the device, unless otherwise specified.





Figure 5-1. Reset Block Diagram





Resets For More Information On This Product, Go to: www.freescale.com



5.4 Internal Resets

The three internally generated resets are the initial power-on reset function, the COP watchdog timer reset, and the illegal address detector. Termination of the external RESET input or the internal COP watchdog timer are the only reset sources that can alter the operating mode of the MCU. The other internal resets do not have any effect on the mode of operation when their reset state ends.

5.4.1 Power-On Reset (POR)

The internal POR is generated on power-up to allow the clock oscillator to stabilize. The POR is strictly for power turn-on conditions and is not able to detect a drop in the power supply voltage (brown-out). There is an oscillator stabilization delay of 4064 internal processor bus clock cycles (PH2) after the oscillator becomes active.

The POR generates the RST signal that resets the CPU. If any other reset function is active at the end of this 4064-cycle delay, the RST signal remains in the reset condition until the other reset condition(s) end. During the POR, the RESET pin is forced low.

5.4.2 Computer Operating Properly Reset (COPR)

The MCU contains a watchdog timer that automatically times out if not reset (cleared) within a specific time by a program reset sequence. If the COP watchdog timer is allowed to time out, an internal reset is generated to reset the MCU. Regardless of an internal or external RESET, the MCU comes out of a COP reset according to the standard rules of mode selection.

The COP reset function is enabled or disabled by a mask option and is verified during production testing.

5.4.2.1 Resetting the COP

Writing a zero to the COPF bit prevents a COP reset. This action resets the counter and begins the timeout period again. The COPF bit is bit 0

General Release Specification



of address \$1FF0. A read of address \$1FF0 returns user data programmed at that location.

5.4.2.2 COP During Wait Mode

The COP continues to operate normally during wait mode. The software should pull the device out of wait mode periodically and reset the COP by writing to the COPF bit to prevent a COP reset.

5.4.2.3 COP During Stop Mode

When the stop enable mask option is selected, stop mode disables the oscillator circuit and thereby turns the clock off for the entire device. When STOP is executed, the COP counter will hold its current state. If a reset is used to exit stop mode, the COP counter is reset and held until 4064 POR cycles are completed, at that time, counting will begin. If an external IRQ is used to exit stop mode, the COP counter does not wait for the completion of the 4064 POR cycles but it does count these cycles. It is recommended, therefore, that the COP is fed before executing the STOP instruction.

5.4.2.4 COP Watchdog Timer Considerations

The COP watchdog timer is active in all modes of operation if enabled by a mask option. If the COP watchdog timer is selected by a mask option, any execution of the STOP instruction (either intentional or inadvertent due to the CPU being disturbed) causes the oscillator to halt and prevent the COP watchdog timer from timing out. If the COP watchdog timer is selected by a mask option, the COP resets the MCU when it times out. Therefore, it is recommended that the COP watchdog is **disabled** for a system that must have intentional uses of the wait mode for periods longer than the COP timeout period.

The recommended interactions and considerations for the COP watchdog timer, STOP instruction, and WAIT instruction are summarized in Table 5-1.

MC68HC05CT4 - Rev. 2.0



Table 5-1. COP Watchdog Timer Recommendations

IF the following conditions exist:	THEN the COP Watchdog Timer should be:		
WAIT Time	THEN THE COF Watchdog Timer should be.		
WAIT Time less than COP Timeout	Enable or Disable COP by Mask Option		
WAIT Time More than COP Timeout	Disable COP by Mask Option		
Any length WAIT Time	Disable COP by Mask Option		

5.4.2.5 COP Register

The COP register is shared with the MSB of an unimplemented user interrupt vector as shown in **Figure 5-3**. Reading this location returns whatever user data has been programmed at this location. Writing a zero to the COPR bit in this location clears the COP watchdog timer.

Addr	Register Name		Bit 7	6	5	4	3	2	1	Bit 0
\$1FF0	Unimplemented Vector		Х	Х	Х	Х	Х	Х	Х	Х
φΠΤΟ	and COP Watchdog Timer	Write:								COPR
		-								

= Unimplemented

Figure 5-3. COP Watchdog Timer Location

5.4.3 Illegal Address

An illegal address reset is generated when the CPU attempts to fetch an instruction from either unimplemented address space (\$0130 to \$0AFF) or I/O address space (\$0000 to \$002F).



General Release Specification — MC68HC05CT4

Section 6. Operating Modes

6.1 Contents

6.2	Introduction
6.3	Single-Chip Mode
6.4	Low-Power Modes
6.4.1	Stop Mode
6.4.2	Stop Recovery
6.4.3	Wait Mode
6.4.4	Low-Power Wait

6.2 Introduction

The MCU has two modes of operation: single-chip mode and self-check mode with two oscillator options. **Table 6-1** shows the conditions required to go into each mode.

Table 6-1. Operating Mode Conditions

	RESET	IRQ	PB1	PD5	MODE
$V_{TST} = 2 \times V_{DD}$		V _{SS} –V _{DD} V _{TST}	V _{SS} –V _{DD} V _{DD}	V _{SS} -V _{DD} V _{SS}	Single-Chip Self-Check



Operating Modes

6.3 Single-Chip Mode

In single-chip mode, the address and data buses are not available externally, but there are three 8-bit input/output (I/O) ports and one 7-bit I/O port. This mode allows the MCU to function as a self-contained microcontroller, with maximum use of the pins for on-chip peripheral functions. All address and data activity occurs within the MCU. Single-chip mode is entered on the rising edge of RESET if the IRQ pin is within normal operating range.

6.4 Low-Power Modes

The following paragraphs describe the low-power modes.

6.4.1 Stop Mode

The STOP instruction places the MCU in its lowest power-consumption mode. In stop mode, the internal oscillator is turned off, halting all internal processing, including timer operation.

During stop mode, the CTCSR (\$08) bits are altered to remove any pending timer interrupt request and to disable any further timer interrupts. The timer prescaler is cleared. The I bit in the CCR is cleared to enable external interrupts. All other registers and memory remain unaltered. All input/output lines remain unchanged. The processor can be brought out of stop mode only by an external interrupt or reset.

General Release Specification



Operating Modes Low-Power Modes




Figure 6-1. Single-Chip Mode Pinout of the MC68HC05CT4

6.4.2 Stop Recovery


The processor can be brought out of the stop mode only by an external interrupt or RESET. See Figure 6-2.

6.4.3 Wait Mode

The WAIT instruction places the MCU in a low power-consumption mode, but the wait mode consumes more power than the stop mode. All CPU action is suspended, but the core timer, the oscillator, and any enabled module remain active. Any interrupt or reset will cause the MCU to exit the wait mode. The user must shut off subsystems to reduce power consumption. WAIT current specifications assume CPU operation only and do not include current consumption by any other subsystems.

MC68HC05CT4 - Rev. 2.0

Operating Modes



2.

3. IRQ pin level- and edge-sensitive mask option

Figure 6-2. Stop Recovery Timing Diagram

During wait mode, the I bit in the CCR is cleared to enable interrupts. All other registers, memory, and input/output lines remain in their previous state. The timer may be enabled to allow a periodic exit from wait mode.

6.4.4 Low-Power Wait

When the wait mode is entered by executing the WAIT instruction, the oscillator divider changes from a divide-by-5 to a divide-by-40 (additional divide-by-8) to lower the wait current. As a result, this gives a CPU clock rate of 256 kHz if the oscillator is running with a 10.24-MHz crystal. The oscillator divide-by-5 or divide-by-40 option is also controlled by the speed bit located in the miscellaneous control register (\$21). Section 14. Miscellaneous Register. When returning from wait mode via an interrupt, the OSC rate prior to entering wait mode is restored.

General Release Specification






Figure 6-3. STOP/WAIT Flowchart

MC68HC05CT4 - Rev. 2.0



Operating Modes

General Release Specification

 $\mathsf{MC68HC05CT4}-\mathsf{Rev}.\ 2.0$



Section 7. Parallel Input/Output (I/O)

7.1 Contents

7.2	Introduction	5
7.3	Port A	5
7.4	Port B	6
7.5	Port C	6
7.6	Port D	7
7.7	Input/Output Port Pin Programming	7

7.2 Introduction

In user mode 31 lines are arranged as one 7-bit and three 8-bit ports. Most of these port pins are programmable as either inputs or outputs under software control of the data direction registers, though some are input only.

NOTE: To avoid a glitch on the output pins, write data to the I/O port data register before writing a logic 1 to the corresponding data direction register.

7.3 Port A

Port A is an 8-bit bidirectional port that does not share any of its pins with other subsystems. The port A data register is at \$0000 and the data direction register (DDR) is at \$0004. Reset does not affect the data registers, but clears the data direction registers, thereby returning the ports to inputs. Writing a logic 1 to a DDR bit sets the corresponding port bit to output mode.

MC68HC05CT4 - Rev. 2.0




7.4 Port B

Port B is an 8-bit bidirectional port. The port B data register is at \$0001 and the data direction register (DDR) is at \$0005. Reset does not affect the data registers, but clears the data direction registers, thereby returning the ports to inputs. Writing a logic 1 to a DDR bit sets the corresponding port bit to output mode.

7.5 Port C

Port C is an 8-bit bidirectional port. The port C data register is at \$0002 and the data direction register (DDR) is at \$0006. Reset does not affect the data registers, but clears the data direction registers, thereby returning the ports to inputs. Writing a logic 1 to a DDR bit sets the corresponding port pin to output mode. Each of the port C pins has an optional pullup device. When the DDR bit is cleared and the pullup device is enabled, the pin will be a pullup *and* an interrupt pin. The edge-or edge- and level-sensitivity of the IRQ pin also pertains to the enabled port C pins. Care needs to be taken when using port C pins that have the pullup enabled. Before switching from an output to an input, the data should be preconditioned to a logic 1 to prevent an interrupt from occurring. Port C bit 7 is also shared with the PWM output. When PC7 is used as the PWM output, its pullup option should not be selected (see Figure 7-1).







7.6 Port D

Port D is a 7-bit bidirectional port. Two of its pins are shared with the SSI subsystem, four are shared with the comparators, and one is shared with the timer. During reset, all seven bits become valid input ports because all special function output drivers associated with the timer and SSI subsystems are disabled.

7.7 Input/Output Port Pin Programming

Port pins may be programmed as inputs or outputs under software control. The direction of the pins is determined by the state of the corresponding bit in the port data direction register (DDR). Each I/O port has an associated DDR. Any I/O port pin is configured as an output if its corresponding DDR bit is set to a logic one. A pin is configured as an input if its corresponding DDR bit is cleared to a logic 0.

At power-on or reset, all DDRs are cleared, which configures all pins as inputs. The data direction registers are capable of being written to or read by the processor. During the programmed output state, a read of the data register actually reads the value of the output data latch and not the I/O pin.

Refer to **Table 7-1** and to **Figure 7-2** for additional information.

R/W	DDR	I/O Pin Functions
0	0	The I/O pin is in input mode. Data is written into the output data latch.
0	1	Data is written into the output data latch and output to the I/O pin.
1	0	The state of the I/O pin is read.
1	1	The I/O pin is in an output mode. The output data latch is read.

Table 7-1. I/O PIn Functions



Parallel Input/Output (I/O)




Figure 7-2. I/O Circuitry

General Release Specification



General Release Specification — MC68HC05CT4

Section 8. 16-Bit Timer

8.1 Contents

8.2	Introduction
8.3	Counter Register
8.4	Output Compare Register
8.5	Input Capture Register
8.6	Timer Control Register64
8.7	Timer Status Register65
8.8	Timer During Wait Mode66
8.9	Timer During Stop Mode67
8.10	Timer Power Supply Source67

8.2 Introduction

The timer consists of a 16-bit, free-running counter driven by a fixed divide-by-four prescaler. This timer can be used for many purposes, including input waveform measurements, while simultaneously generating an output waveform. Pulse widths can vary from several microseconds to many seconds.

Because the timer has a 16-bit architecture, each specific functional segment (capability) is represented by two registers. These registers contain the high and low byte of that functional segment. Access to the high byte inhibits that specific timer function until the low byte is also accessed.

NOTE: The I bit in the CCR should be set while manipulating both the high and low byte registers of a specific timer function to ensure that an interrupt does not occur.

MC68HC05CT4 - Rev. 2.0

8.3 Counter Register

16-Bit Timer

The key element in the programmable timer is a 16-bit, free-running counter or counter register, preceded by a prescaler that divides the internal processor clock by four. The prescaler gives the timer a resolution of 2.0 microseconds if the internal bus clock is 2.0 MHz. The counter is incremented during the low portion of the internal bus clock. Software can read the counter at any time without affecting its value.

The double-byte, free-running counter can be read from either of two locations, \$18–\$19 (counter register) or \$1A–\$1B (counter alternate register). If a read of the free-running counter or counter alternate register is from the least significant byte (LSB) (\$19, \$1B), the LSB receives the count value at the time of the read. If a read of the free-running counter or counter alternate register first addresses the most significant byte (MSB) (\$18, \$1A), the LSB (\$19, \$1B) is transferred to a buffer. This buffer value remains fixed after the first MSB read, even if the user reads the MSB several times. This buffer is accessed when reading the free-running counter or counter or counter alternate register LSB (\$19 or \$1B) and, thus, completes a read sequence of the total counter value. In reading either the free-running counter or counter alternate register, if the MSB is read, the LSB also must be read to complete the sequence.

The counter alternate register differs from the counter register in one respect: a read of the counter register MSB can clear the timer overflow flag (TOF). The counter alternate register can be read at any time without the possibility of missing timer overflow interrupts due to clearing of the TOF.

General Release Specification






Figure 8-1. 16-Bit Timer Block Diagram

The free-running counter is configured to \$FFFC during reset and is a read-only register but only when the timer is enabled. During a power-on reset, the counter is also preset to \$FFFC and begins running only after the TON bit in the TIMER control register is set. Because the free-running counter is 16 bits preceded by a fixed divided-by-four prescaler, the value in the free-running counter repeats every 262,144 internal bus clock cycles. When the counter rolls over from \$FFFF to \$0000, the TOF bit is set. An interrupt can also be enabled when counter roll-over occurs by setting its interrupt enable bit (TOIE).

NOTE: The I bit in the CCR should be set while manipulating both the high and low byte registers of a specific timer function to ensure that an interrupt does not occur.

MC68HC05CT4 - Rev. 2.0



8.4 Output Compare Register

The 16-bit output compare register is made up of two 8-bit registers at locations \$16 (MSB) and \$17 (LSB). The output compare register is used for several purposes, such as indicating when a period of time has elapsed. All bits are readable and writable and are not altered by the timer hardware or reset. If the compare function is not needed, the two bytes of the output compare register can be used as storage locations.

The output compare register contents are continually compared with the contents of the free-running counter. If a match is found, the corresponding output compare flag (OCF) bit is set and the corresponding output level (OLVL) bit is clocked to an output level register. The output compare register values and the output level bit should be changed after each successful comparison to establish a new elapsed time-out. An interrupt can also accompany a successful output compare provided the corresponding interrupt enable bit (OCIE) is set. After a processor write cycle to the output compare register containing the MSB (\$16), the output compare function is inhibited until the LSB (\$17) is also written. The user must write both bytes (locations) if the MSB is written first. A write made only to the LSB (\$17) will not inhibit the compare function. The free-running counter is updated every four internal bus clock cycles. The minimum time required to update the output compare register is a function of the program rather than the internal hardware.

The processor can write to either byte of the output compare register without affecting the other byte. The output level (OLVL) bit is clocked to the output level register regardless of whether the output compare flag (OCF) is set or clear.

General Release Specification



8.5 Input Capture Register

Two 8-bit registers, which make up the 16-bit input capture register, are read-only and are used to latch the value of the free-running counter after the corresponding input capture edge detector senses a defined transition. The level transition that triggers the counter transfer is defined by the corresponding input edge bit (IEDG). Reset does not affect the contents of the input capture register.

The result obtained by an input capture is one more than the value of the free-running counter on the rising edge of the internal bus clock preceding the external transition. This delay is required for internal synchronization. Resolution is one count of the free-running counter, which is four internal bus clock cycles.

The free-running counter contents are transferred to the input capture register on each proper signal transition regardless of whether the input capture flag (ICF) is set or clear. The input capture register always contains the free-running counter value that corresponds to the most recent input capture.

After a read of the input capture register MSB (\$14), the counter transfer is inhibited until the LSB (\$15) is also read. This characteristic causes the time used in the input capture software routine and its interaction with the main program to determine the minimum pulse period. A read of the input capture register LSB (\$15) does not inhibit the free-running counter transfer since they occur on opposite edges of the internal bus clock.

MC68HC05CT4 - Rev. 2.0



16-Bit Timer

8.6 Timer Control Register

The TCR is a read/write register containing six control bits. Three bits control interrupts associated with the timer status register flags ICF, OCF, and TOF.

Address:	\$0012							
	Bit 7	6	5	4	3	2	1	Bit 0
Read: Write:	ICIE	OCIE	TOIE	0	0	TON	IEDG	OLVL
Reset:	0	0	0	0	0	0	0	0

Figure 8-2. Timer Control Register (TCR)

ICIE — Input Capture Interrupt Enable

- 1 = Interrupt enabled
- 0 = Interrupt disabled

OCIE — Output Compare Interrupt Enable

- 1 = Interrupt enabled
- 0 = Interrupt disabled
- TOIE Timer Overflow Interrupt Enable
 - 1 = Interrupt enabled
 - 0 = Interrupt disabled

TON — Timer On

When disabled, the timer is initialized to the reset condition.

- 1 = Timer enabled
- 0 = Timer disabled

IEDG — Input Edge

Value of input edge determines which level transition on the TCAP pin will trigger a free-running counter transfer to the input capture register. Reset clears this bit.

- 1 = Positive edge
- 0 = Negative edge



OLVL — Output Level

Value of output level is clocked into the output level register by the next successful output compare and will appear on the TCMP pin.

- 1 = High output
- 0 = Low output

8.7 Timer Status Register

The TSR is a read-only register containing three status flag bits.




Figure 8-3. Timer Status Register (TSR)

- ICF Input Capture Flag
 - 1 = Flag set when selected polarity edge is sensed by input capture edge detector
 - 0 = Flag cleared when TSR and input capture low register (\$15) are accessed

Reset clears this bit.

- OCF Output Compare Flag
 - 1 = Flag set when output compare register contents match the freerunning counter contents
 - 0 = Flag cleared when TSR and output compare low register (\$17) are accessed

Reset clears this bit.



16-Bit Timer

- TOF Timer Overflow Flag
 - 1 = Flag set when free-running counter transitions from \$FFFF to \$0000 occurs
 - 0 = Flag cleared when TSR and counter low register (\$19) are accessed

Reset clears this bit.

Bits 0-4 - Not Used

Always read zero.

Accessing the timer status register satisfies the first condition required to clear status bits. The remaining step is to access the register corresponding to the status bit.

A problem can occur when using the timer overflow function and reading the free-running counter at random times to measure an elapsed time. Without incorporating the proper precautions into software, the timer overflow flag could unintentionally be cleared if:

- The timer status register is read or written when TOF is set.
- The MSB of the free-running counter is read but not for the purpose of servicing the flag.

The counter alternate register at address \$1A and \$1B contains the same value as the free-running counter at address \$18 and \$19; this alternate register can be read at any time without affecting the timer overflow flag in the timer status register.

8.8 Timer During Wait Mode

The CPU clock halts during wait mode, but the timer remains active if turned on prior to entering wait mode. If interrupts are enabled, a timer interrupt will cause the processor to exit wait mode.

General Release Specification



16-Bit Timer Timer During Stop Mode

8.9 Timer During Stop Mode

In stop mode, the timer stops counting and holds the last count value if stop is exited by an interrupt. If reset is used, the counter is forced to \$FFFC. During stop, if the timer is on and at least one valid input capture edge occurs at the TCAP pin, the input capture detect circuit is armed. This does not set any timer flags or wake up the MCU. When the MCU does wake up, however, there is an active input capture flag and data from the first valid edge that occurred during the stop mode. If reset is used to exit stop mode, no input capture flag or data remains, even if a valid input capture edge occurred.

8.10 Timer Power Supply Source

The timer's power is supplied by V_{DD} and V_{SS} . V_{DD2} and V_{SS2} will not be needed since this module is not susceptible to supply noise.

MC68HC05CT4 – Rev. 2.0



General Release Specification



General Release Specification — MC68HC05CT4

Section 9. Synchronous Serial Interface (SSI)

9.1 Contents

9.2		<u>;9</u>
9.3	Signal Format	' 1
9.3.1	Serial Clock (SCK)7	' 1
9.3.2	Serial Data In/Out (SDIO)7	' 1
9.4	SSI Registers	'2
9.4.1	SSI Control Register7	'2
9.4.2	SSI Status Register	'5
9.4.3	SSI Data Register7	' 6
9.5	Operation During Wait Mode7	' 6
9.6	Operation During Stop Mode7	' 6
9.7	SSI Power Supply Source	7

9.2 Introduction

The synchronous serial interface (SSI) is a 2-wire master/slave system including serial clock (SCK) and serial data input/output (SDIO). Data is transferred eight bits at a time. A software programmable option determines whether the SSI transfers data most significant bit (MSB) or least significant bit (LSB) first and an interrupt may be generated at the completion of each transfer. When operating as a master device, the serial clock speed is selectable from a choice of four rates.

MC68HC05CT4 - Rev. 2.0



Synchronous Serial Interface (SSI)

Transmission in master mode is initiated by a write to the SSI data register (SDR). A transfer cannot be initiated in slave mode; the external master initiates the transfer. The programmer must choose between master or slave mode before the SSI is enabled. The programmer must ensure that only one master exists in the system at any one time. All devices in the system must operate with the same clock polarity and data rates. Slaves should always be disabled before the master is disabled.




Figure 9-1. SSI Block Diagram

General Release Specification



9.3 Signal Format

The SSI is comprised of two main input/output (I/O) signals that interface with port D serial clock and serial data.

9.3.1 Serial Clock (SCK)

When SE = 0, this pin is a port D bit 5 pin, which follows the port D DDR assignment.

In master mode (MSTR = 1), the serial clock (SCK) pin is an output with four selectable frequencies. This pin will be high (CPOL = 1) or low (CPOL = 0) between transmissions.

In slave mode (MSTR = 0), the SCK pin is an input and the clock must be supplied by an external master with a maximum frequency of $f_{OP}/2$. There is no minimum SCK frequency. This pin should be driven high (CPOL = 1) or low (CPOL = 0) between transmissions by the external master and must be stable before the SSI is first enabled (SE = 1).

Data is always captured at the serial data in/out (SDIO) pin on the rising edge of SCK.

Data is always shifted out and presented at the serial data in/out (SDIO) pin on the falling edge of SCK.

9.3.2 Serial Data In/Out (SDIO)

Prior to enabling the SSI (SE = 0), the serial data in/out (SDIO) pin is a port D bit 4 pin, which follows the port D DDR assignment. When the SSI is enabled (SE = 1) the SDIO pin becomes a high-impedance input pin if the T/\overline{R} bit is low or it idles high if the T/\overline{R} bit is high.

The data can be sent or received in either MSB first format (LSBF = 0) or LSB first format (LSBF = 1).

If (CPOL = 1), the first falling edge of SCK will shift the first data bit out to the SDIO pin. Subsequent falling edges of SCK will shift the remaining data bits out.

 $\mathsf{MC68HC05CT4}-\mathsf{Rev.}\ 2.0$



Synchronous Serial Interface (SSI)

If (CPOL = 0), the first data bit will be driven out to the SDIO pin before the first rising edge of SCK. Subsequent falling edges of SCK will shift the remaining data bits out.

When receiving data in master mode, the T/\overline{R} bit must be low and data must be written to the data register to initiate clock generation.

When transmitting data in master mode, the T/\overline{R} bit must be high.

When receiving data in slave mode, T/\overline{R} bit must be low and the clock and data must be supplied by external device.

When transmitting data in slave mode, T/\overline{R} bit must be high, and data must be written to the data register before the SSI is enabled to ensure that proper data is transferred.




Figure 9-2. Serial I/O Port Timing

9.4 SSI Registers

The SSI has three registers: control, status, and data.

9.4.1 SSI Control Register

This register is located at address \$001E and contains seven bits. A reset clears all of these bits, except bit 3 which is set. Writes to this register during a transfer should be avoided, with the exception of clearing the SE bit to disable the SSI.

In addition, the clock polarity, rate, data format and master/slave selection should not be changed while the SSI is enabled (SE = 1) or

General Release Specification



being enabled. Always disable the SSI first, by clearing the SE bit, before altering these control bits within the SSI control register (SCR).




Figure 9-3. SSI Control Register (SCR)

SIE — SSI Interrupt Enable

This bit determines whether an interrupt request should be generated when a transfer is complete.

When set, an interrupt request is made if the CPU is in the run or wait mode of operation and status flag bit SF is set.

When cleared, no interrupt requests are made by the SSI.

SE — SSI Enable

When set, this bit enables the SSI, makes PD5 the SCK pin, and makes PD4 the SDIO pin.

When SE is cleared, any transmission in progress is aborted, the bit counter is reset, and pins SCK and SDIO revert to being PD5 and PD4.

LSBF — Least Significant Bit (LSB)First

When set, data is sent and received in a least significant bit (LSB) first format.

When cleared, data is sent and received in a most significant bit (MSB) first format.

MSTR — Master Mode

When set, this bit configures the SSI to the master mode. This means that the transmission is initiated by a write to the data register and the SCK pin becomes an output providing a synchronous data clock at a rate determined by the SR bits.

MC68HC05CT4 - Rev. 2.0



Semiconductor, Inc

reescale

Synchronous Serial Interface (SSI)

When cleared, this bit configures the SSI to the slave mode and aborts any transmission in progress. Transfers are initiated by an external master, which should supply the clock to the SCK pin.

CPOL — Clock Polarity

The clock polarity bit controls the state of the SCK pin between transmissions.

When this bit is set, pin SCK is high between transmissions.

When this bit is cleared, pin SCK is low between transmissions.

In both cases the data is latched on the rising edge of SCK for serial input and is valid on the rising edge of SCK for serial output. A reset sets this bit.

NOTE: If the SSI is used as a slave, the SCK input pin must be active before enabling the SSI. For example, if CPOL = 0, SCK must be low; if CPOL = 1, SCK must be high.

T/\overline{R} — Transmit/Receive

This bit must be set to allow data to be driven on the SDIO pin (transmitting). It must be cleared to disable the SDIO drivers when receiving data. It is cleared by a reset.

SR1 and SR0 - SSI Rate

These bits determine the frequency of SCK when in master mode (MSTR = 1). They have no effect in slave mode (MSTR = 0).


SR1 and SR0	SCK Rates (Hz) at f _{osc} Frequency
00	32 kHz
01	64 kHz
10	128 kHz
11	256 kHz

Table 9-1. SSI Rates



9.4.2 SSI Status Register

This register is located at address \$001C and contains two bits. Reset clears both of these bits.



SF — SSI Flag

This bit is set upon occurrence of the last rising clock edge and indicates that a data transfer has taken place. If MSTR = 0 and SIE = 0, this bit has no effect on any further transmissions and can be ignored without problem. However, the SF flag must be clear to write the data register, or if SIE = 1 to clear the interrupt. If MSTR = 1, the SF flag must be cleared between transfers. The SF flag can be cleared three different ways: (1) by reading the SSR with SF set, followed by a read or write of the serial data register, (2) by a system reset, or, (3) by disabling the SSI. If the SF flag is cleared before the last edge of the next byte, it will be set again.

DCOL — Data Collision

This is a read-only status bit, which indicates that an invalid access to the data register was made. An invalid access can be one of the following conditions:

- An access of the SDR register in the middle of a transfer (after the first falling edge of SCK and before SF is set)
- An access of the SDR register made before an access of the SSR register (after SF is set)

DCOL is cleared by reading the status register with SF set followed by a read or write of the data register. A reset also clears this bit.

MC68HC05CT4 - Rev. 2.0




Synchronous Serial Interface (SSI)

9.4.3 SSI Data Register

This register is located at address \$001D and is both the transmit and receive data register. This system is not double buffered, but any writes to this register during transfers are masked and will not destroy the previous contents. The SDR can be read at any time, but, if a transfer is in progress the results may be ambiguous. The contents of this register could be altered whenever the CPOL bit is altered. This register should be written to only upon completion of a transfer, after the SF flag has been cleared. Otherwise, the new data will not be stored.

For an SSI configured as a master, to initiate a transfer, the data register write must occur after the SSI is enabled.



9.5 Operation During Wait Mode

The CPU clock halts during wait mode, but the SSI remains active. If interrupts are enabled, an SSI interrupt will cause the processor to exit wait mode.

9.6 Operation During Stop Mode

In stop mode, the SSI halts operation. The SDIO and SCK pins will maintain their states.

If the SSI is nearing completion of a transfer when the stop mode is entered, it might be possible for the SSI to generate an interrupt request and thus cause the processor immediately to exit stop mode. To prevent

General Release Specification



this occurrence, the programmer should ensure that all transfers are complete before entering the stop mode.

If the SSI is configured to slave mode, further care should be taken in entering stop mode. The SCK pin will still accept a clock from an external master, allowing potentially unwanted transfers to take place and power consumption to be increased. The SSI will not generate interrupt requests in this situation but, on exiting stop mode through some other means, the SF flag may be found to be set and an interrupt request will be generated if SIE is also set at this point.

To avoid these potential problems, it is safer to disable the SSI completely (SE = 0) before entering stop mode.

The synchronous serial interface (SSI) is a 2-wire master/slave system including serial clock (SCK) and serial data input/output (SDIO). When operating as a master device, the serial clock speed is selectable between four rates.

9.7 SSI Power Supply Source

The power supplied to the SSI is V_{DD} and V_{SS} , thus keeping the V_{DD2} and V_{SS2} free for the noise susceptible modules.

MC68HC05CT4 - Rev. 2.0



Synchronous Serial Interface (SSI)

General Release Specification



General Release Specification — MC68HC05CT4

Section 10. Core Timer

10.1 Contents

10.2		.79
10.3	Core Timer Control and Status Register	.81
10.4	Core Timer Counter Register	.83
10.5	Computer Operating Properly (COP) Reset	.84
10.6	Timer During Wait Mode	.84
10.7	Core Timer Power Supply Source	.84

10.2 Introduction

The core timer for this device is a 12-stage multifunctional ripple counter. Features include timer overflow, power-on reset (POR), real-time interrupt (RTI), and COP watchdog timer.

As seen in **Figure 10-1**, the internal peripheral clock is divided by four, and then drives an 8-bit ripple counter. The value of this 8-bit ripple counter can be read by the CPU at any time by accessing the core timer counter register (CTCR) at address \$09. A timer overflow function is implemented on the last stage of this counter, giving a possible interrupt rate of the internal peripheral clock(E)/1024. This point is then followed by three more stages, with the resulting clock (E/16384) driving the real-time interrupt circuit (RTI). The RTI circuit consists of three divider stages with a one-of-four selector. The output of the RTI circuit is further divided by eight to drive the mask optional COP watchdog timer circuit. The RTI rate selector bits and the RTI and CTOF enable bits and flags are located in the timer control and status register at location \$08.

MC68HC05CT4 - Rev. 2.0



Core Timer





Figure 10-1. Core Timer Block Diagram



10.3 Core Timer Control and Status Register

The CTCSR contains the timer interrupt flag, the timer interrupt enable bits, and the real time interrupt rate select bits. **Figure 10-2** shows the value of each bit in the CTCSR when coming out of reset.





CTOF — Core Timer Overflow

CTOF is a read-only status bit set when the 8-bit ripple counter rolls over from \$FF to \$00. Clearing CTOF is done by writing a logic 1 to TOFC. Writing to CTOF has no effect. Reset clears CTOF.

RTIF — Real Time Interrupt Flag

The real-time interrupt circuit consists of a 3-stage divider and a oneof-four selector. The clock frequency that drives the RTI circuit is E/2**14 (or E/16,384) with three additional divider stages, giving a maximum interrupt period of 64 milliseconds at a bus rate of 2.048 MHz. RTIF is a clearable, read-only status bit and is set when the output of the chosen (one-of-four selection) stage goes active. Clearing RTIF is done by writing a logic 1 to RTFC. Writing to RTIF has no effect. Reset clears RTIF.

TOFE — Timer Overflow Enable

When this bit is set, a CPU interrupt request is generated when the CTOF bit is set. Reset clears this bit.

RTIE — Real-Time Interrupt Enable

When this bit is set, a CPU interrupt request is generated when the RTIF bit is set. Reset clears this bit.

MC68HC05CT4 - Rev. 2.0

Core Timer

TOFC — Timer Overflow Flag Clear

When a logic 1 is written to this bit, CTOF is cleared. Writing a logic 0 has no effect on the CTOF bit. This bit always reads as zero.

RTFC — Real-Time Interrupt Flag Clear

When a logic 1 is written to this bit, RTIF is cleared. Writing a logic 0 has no effect on the RTIF bit. This bit always reads as zero.

RT1 and RT0 - Real-Time Interrupt Rate Select

These two bits select one of four taps from the real-time interrupt circuit. See **Table 10-1**. Reset sets these two bits, which selects the slowest periodic rate and gives the maximum time in which to alter these bits if necessary. Care should be taken when altering RT0 and RT1 if the timeout period is imminent or uncertain. If the selected tap is modified during a cycle in which the counter is switching, an RTIF could be missed or an additional one could be generated. To avoid problems, the COP should be cleared before changing RTI taps.


RTI Rate 2.048 MHz		RT1 and RT0	Minimum COF 2.048 MH	
8 ms	2 ¹⁴ /E	00	(2 ¹⁷ -2 ¹⁴)/E	56 ms
16 ms	2 ¹⁵ /E	01	(2 ¹⁸ –2 ¹⁵)/E	112 ms
32 ms	2 ¹⁶ /E	10	(2 ¹⁹ –2 ¹⁶)/E	224 ms
64 ms	2 ¹⁷ /E	11	(2 ²⁰ -2 ¹⁷)/E	448 ms

Table 10-1. RTI and COP Rates at 2.048 MHz



10.4 Core Timer Counter Register

The timer counter register is a read-only register that contains the current value of the 8-bit ripple counter at the beginning of the timer chain. This counter is clocked by the CPU clock (E/4) and can be used for various functions including a software input capture. Extended time periods can be attained using the TOF function to increment a temporary RAM storage location, thereby simulating a 16-bit (or more) counter.



The power-on cycle clears the entire counter chain and begins clocking the counter. After 4064 cycles, the power-on reset circuit is released, which again clears the counter chain and allows the device to come out of reset. At this point, if $\overrightarrow{\text{RESET}}$ is not asserted, the timer starts counting up from zero and normal device operation begins. When $\overrightarrow{\text{RESET}}$ is asserted any time during operation (other than POR), the counter chain is cleared.

MC68HC05CT4 - Rev. 2.0



Core Timer

10.5 Computer Operating Properly (COP) Reset

The COP watchdog timer function is implemented on this device by using the output of the RTI circuit and further dividing it by eight. The minimum COP reset rates are listed in **Table 10-1**. If the COP circuit times out, an internal reset is generated and the normal reset vector is fetched. Preventing a COP timeout or clearing the COP is accomplished by writing a logic 0 to bit 0 of address \$1FF0. When the COP is cleared, only the final divide-by-eight stage (output of the RTI) is cleared.

If the COP watchdog timer is allowed to time out, an internal reset is generated to reset the MCU. In addition, the $\overline{\text{RESET}}$ pin is pulled low for a minimum of one E-clock cycle for emulation purposes.

The COP remains enabled after execution of the WAIT instruction and all associated operations apply. If the STOP instruction is disabled, execution of STOP instruction causes the CPU to execute a NOP instruction. In addition, the COP is prohibited from being held in RESET. This prevents a device lock-up condition.

This COP's objective is to make it impossible for this device to become stuck or locked-up and to be sure the COP is able to rescue the part from any situation where it might entrap itself in abnormal or unintended behavior. This function is a mask option.

10.6 Timer During Wait Mode

The CPU clock halts during wait mode, but the timer remains active. If interrupts are enabled, a timer interrupt will cause the processor to exit wait mode. The COP is always enabled while in user mode.

10.7 Core Timer Power Supply Source

The core timer is supplied by V_{DD} and V_{SS} . V_{DD2} and V_{SS2} are not needed here because this module is not susceptible to supply noise.



General Release Specification — MC68HC05CT4

Section 11. Dual Phase-Locked Loop (PLL)

11.1 Contents

11.2	Introduction	6
11.3	Registers	37
11.3.1	Dual Control Register	37
11.3.2	2 12-Bit Reference Counter Modulus Register	9
11.3.3	3 16-Bit Transmit Counter Modulus Register	0
11.3.4	16-Bit Receive Counter Modulus Register)1
11.4	PLL Power Supply Source)2




Dual Phase-Locked Loop (PLL)

11.2 Introduction

This dual PLL is similar to that of the MC145162 60-MHz universal programmable dual PLL frequency synthesizer. It is especially designed for CT-1 cordless phone applications.

The PLL features fully programmable 16-bit receive, 16-bit transmit, and 12-bit reference ripple down counters. It also has two independent phase detectors for transmit and receive loops.

The FinTx and FinRx signals are input to the PLL transmit and receive counters, respectively. They are typically driven by the loop VCO and AC-coupled. The minimum input signal level is $200 \text{ mV}_{p-p} @ 60.0 \text{ MHz}$.





General Release Specification



11.3 Registers

The PLL has one 12-bit programmable counter, two 16-bit programmable counters, and one control register.

11.3.1 Dual Control Register

The PLLCR contains bits that affect the operation of the PLL.




Figure 11-2. Dual PLL Control Register

PLS1 and PLS0 — PLL Reference Counter Select

These bits select between the PLL reference counter MUX outputs. This output signal then drives the phase detectors.

Table 11-1. PLL Reference Counter Select

PLS1 and PLS0	PLL Reference Counter Output
00	÷12-Bit Counter
01	÷4 After 12-Bit Counter
10	÷5 After 12-Bit Counter
11	÷25 After 12-Bit Counter

RXON — RX Counter Enable

When set, this bit enables the PLL receive counter.

When clear, it stops the receive counter in a reset state to save power. RXON also shuts off the associated phase detector and holds it in three-state. Initializing the receive counter before it is enabled is recommended.

MC68HC05CT4 - Rev. 2.0



Dual Phase-Locked Loop (PLL)

TXON — TX Counter Enable

When set, this bit enables the PLL transmit counter.

When clear, it stops the counter in a reset state to save power. TXON also shuts off the associated phase detector and holds it in three-state. Initializing the transmit counter before it is enabled is recommended.

REFON — Reference Counter Enable

When set, this bit enables the PLL reference counter.

When clear, REFON stops the reference counter in a reset state to save power. Initializing the reference counter before it is enabled is recommended.

RLOCK — Receive Lock Detect

This bit is read only and is not latched. When set, this bit is a real-time indication of an active correction pulse from the phase detect in progress. When clear, no correction is made and the output from the phase detect is three-stated. Using multiple reads at known intervals will allow the user to filter and judge a LOCK condition.

TLOCK — Transmit Lock Detect

This bit is read only and is not latched. When set, this bit is a real-time indication of an active correction pulse from the phase detect in progress. When clear, no correction is made and the output from the phase detect is three-stated. Using multiple reads at known intervals will allow the user to filter and judge a LOCK condition.



11.3.2 12-Bit Reference Counter Modulus Register

This 2-byte register holds the count for the 12-bit reference counter. The reference counter is shut off and held in reset when the REFON bit is cleared. For proper operation, this register must not be loaded with a value less than \$000F.




Figure 11-3. 12-Bit Reference Counter (PLLRC)

NOTE: Bit 4 to bit 7 of \$000B are not used but they are physically present. The user may use these four bits for scratch memory.

MC68HC05CT4 - Rev. 2.0



Dual Phase-Locked Loop (PLL)

11.3.3 16-Bit Transmit Counter Modulus Register

This 2-byte register holds the count for the 16-bit transmit counter. The transmit counter is shut off and held in reset when the TXON bit is cleared. For proper operation, this register must not be loaded with a value less than \$000F.

Address:	\$000D							
	Bit 7	6	5	4	3	2	1	Bit 0
Read: Write:	PLLTX15	PLLTX14	PLLTX13	PLLTX12	PLLTX11	PLLTX10	PLLTX9	PLLTX8
Reset:	0	0	0	0	0	0	0	0
Address:	\$000E							
	Bit 7	6	5	4	3	2	1	Bit 0
Read: Write:	PLLTX7	PLLTX6	PLLTX5	PLLTX4	PLLTX3	PLLTX2	PLLTX1	PLLTX0
Reset:	0	0	0	0	0	0	0	0

Figure 11-4. 16-Bit Transmit Counter (PLLTX)



11.3.4 16-Bit Receive Counter Modulus Register

This 2-byte register holds the count for the 16-bit receive counter. The receive counter is shut off and held in reset when the RXON bit is cleared. For proper operation, this register must not be loaded with a value less than \$000F.


Address:	\$000F							
	Bit 7	6	5	4	3	2	1	Bit 0
Read: Write:	PLLRX15	PLLRX14	PLLRX13	PLLRX12	PLLRX11	PLLRX10	PLLRX9	PLLRX8
Reset:	0	0	0	0	0	0	0	0
Address:	\$0010							
	Bit 7	6	5	4	3	2	1	Bit 0
Read: Write:	PLLRX7	PLLRX6	PLLRX5	PLLRX4	PLLRX3	PLLRX2	PLLRX1	PLLRX0
Reset:	0	0	0	0	0	0	0	0

Figure 11-5. 16-Bit Receive Counter (PLLRX)

The modulus registers mentioned above have specific read/write logic. When the user updates the contents of the modulus registers, the MSB must be written first and is temporarily stored in a temporary buffer. This inhibits the transfer of data from this level to the next level, which is the modulus register. When the LSB is written, all 12 or 16 bits (data from the temporary buffer and the MCU internal bus) are transferred to the modulus register simultaneously. This prevents the loading of bad data from the modulus register. A read of the data registers is the reverse of a write operation. A read of the LSB buffers the MSB. A subsequent read of the MSB reflects this buffered value. Since only one temporary buffer exists, two sequential MSB writes of different registers will result in only the last data value stored in the temporary buffer. The first value will be lost.



Dual Phase-Locked Loop (PLL)



NOTE: Not available for the 12-bit reference counter.

Figure 11-6. Counter Structure Block Diagram

11.4 PLL Power Supply Source

The PLL is supplied by V_{DD} , V_{DD2} , V_{SS} , and V_{SS2} . V_{DD} and V_{SS} are reserved for the digital circuitry, while V_{DD2} and V_{SS2} are reserved for the analog circuitry such as the phase detect and the amplifiers which are sensitive to supply noise.

General Release Specification



General Release Specification — MC68HC05CT4

Section 12. Pulse Width Modulator (PWM)

12.1 Contents

12.2	Introduction	.94
12.3	Functional Description	.95
12.4	PWM Data Register	.96
12.5	PWM During Wait Mode	.97
12.6	PWM During Stop Mode	.97
12.7	PWM During Reset	.97
12.8	PWM Power Supply Source	.97



Pulse Width Modulator (PWM)

12.2 Introduction

The pulse width modulator (PWM) system has one 6-bit channel to enable the correct pulse output. The PWM has a fixed frequency of E/64, where E is the internal bus frequency. For a PWM output frequency of 32 kHz, E must be 2.048 MHz. This corresponds to a 10.24-MHz crystal with the divide-by-five crystal option.




Figure 12-1. PWM Block Diagram




12.3 Functional Description

A \$00 in the PWM data register yields an off output (0%), but a \$3F yields a duty of 63/64 (98.4%).

When not in use, the PWM system can be shut off to save power by clearing the PWME bit in MISCR.

Writes to the PWM data register can be performed at any time without affecting the current PWM output signal. Updates on the PWM output occur at the end of the PWM period (E x 64). At this time, the new value is loaded into the PWM data register. If a write to the registers is performed while the PWM is disabled, data is transferred directly to the PWM register. A read of the data register reads the active count in progress, not the buffered value.

After the PWM is enabled (PWM = 1) the PWM output remains low for one E cycle. This allows synchronization and will not occur again until the next time the PWM is enabled.







Pulse Width Modulator (PWM)

12.4 PWM Data Register

One PWM data register (PWMDR), located at \$0020, is associated with the PWM system. This 8-bit data register holds the duty cycle for the PWM output; however, only six of these bits are used. PWMDR can be written to and read at any time. Writes to the PWMDR are buffered and are not transferred to the active register until the end of the PWM cycle during which the write was executed.




Figure 12-3. PWM Data Register (PWMDR)

Upon RESET the user should write to the data register prior to enabling the PWM system (for example, prior to setting the PWME bit in the miscellaneous control register). This avoids an erroneous duty cycle from being driven.

PWME — Miscellaneous Control Register PWM Enable Bit

When set, this bit enables the PWM subsystem. Its main function is to allow the user to save power when not using the PWM. When enabled, the clocks are active to the module. When clear, this bit shuts off the clocks to the module and relinquishes control of PC7 to the port C logic (the PC7 pullup option should not be selected if the PWM is used). Reset clears this bit. This bit is located in the miscellaneous control register found in **Section 13. Comparators**.

General Release Specification



12.5 PWM During Wait Mode

The PWM continues normal operation during wait mode. To decrease power consumption during WAIT, it is recommended that the PWME bit in the miscellaneous control register be cleared if the PWM D/A converter is not being used.

12.6 PWM During Stop Mode

In stop mode, the oscillator is stopped, causing the PWM to cease function. Any signal in process is halted in whatever phase the signal happens to be in. Disabling the PWM before executing the STOP instruction is recommended.

12.7 PWM During Reset

Upon reset the PWME bit is cleared. In effect, this disables the PWM system and configures the PC7/PWM pin as a high impedance port C input pin. The user should write to the data register prior to enabling the PWM system (for instance, prior to setting PWME). This avoids an erroneous duty cycle from being driven.

12.8 PWM Power Supply Source

The PWM is supplied by V_{DD} and V_{SS} , due to the noise generated by the digital circuitry, since this module is not affected by supply noise.

MC68HC05CT4 - Rev. 2.0



Pulse Width Modulator (PWM)

General Release Specification

 $\mathsf{MC68HC05CT4}-\mathsf{Rev}.\ 2.0$



General Release Specification — MC68HC05CT4

Section 13. Comparators

13.1 Contents

13.2	Introduction
13.3	Comparator Control/Status Register
13.4	Reading Comparator Outputs
13.5	Comparator During Wait Mode
13.6	Comparator During Stop Mode103
13.7	Comparator Power Supply Source

13.2 Introduction

Port D shares its pins with CMP3+/PD0, CMP1–/PD1 and CMP12+/PD2, CMP2–/PD3 of the comparators. The output of the comparators is a status bit internal to the MCU. This circuitry is used for the comparison of analog signals, with a digital output. The comparator circuitry may be powered up by setting the CEN1, CEN2, and the CEN3 bits in the comparator control/status register. This register is located at \$0022 and is cleared by reset. The state of the comparator output bit upon RESET is logic 0. For further electrical information see Section 16. Electrical Specifications.

MC68HC05CT4 - Rev. 2.0



Comparators




Figure 13-1. Comparator Block Diagram

General Release Specification



13.3 Comparator Control/Status Register




Figure 13-2. Comparator Control/Status Register (CMPCSR)

CMP3 — Comparator 3 Output

This bit is implemented in two ways: as a real-time comparator output or as a latched interrupt source. The state of CM3IE determines which implementation is selected.

CM3IE = 0 (nonlatched mode) — This status bit is cleared only by two means:

- 1. Clearing CM3IE while the voltage at CMP3+ is less than CMP3-
- 2. By an external reset

CM3IE = 1 (latched mode) — This latched status bit is set when the voltage at CMP3+ (PD0) is larger than that of CMP3– (internal voltage reference ~ $2 V_{DD/3}$). An interrupt is then initiated (\$1FFA-\$1FFB).

CMP2 — Comparator 2 Output

This status bit is set when the voltage at CMP12+ is larger than that of CMP2–, otherwise, it is cleared. Reset clears this bit because the comparator is disabled.

CMP1 — Comparator 1 Output

This status bit is set when the voltage at CMP12+ is larger than that of CMP1–, otherwise, it is cleared. Reset clears this bit because the comparator is disabled.

Comparators

CM3IE — Comparator 3 Interrupt Enable

This control bit, when set, allows CMP3 to generate an interrupt when it goes high.

CEN3 — Comparator 3 Enable

This control bit, when set, powers up the voltage comparator 3 on PD0. The user must set this bit to allow any functionality of the comparator. After enabling the comparator, the user should delay for t_{CEN} before reading the state of the output or enabling the interrupt. Reset clears this bit.

PD0 remains under control of its DDR bit to enable the user to drive CMP3+ to a desired level. When CEN3 is cleared, the comparator is disabled and consumes negligible power.

CEN2 — Comparator 2 Enable

This control bit, when set, powers up the voltage comparator 2 on PD2 and PD3. The user must set this bit to allow any functionality of the comparator. After enabling the comparator, the user should delay for t_{CEN} before reading the state of the output. Reset clears this bit.

PD2 and PD3 remain under control of their DDR bits to enable the user to drive CMP2– and CMP12+ to desired levels. When CEN2 is cleared, the comparator is disabled and consumes negligible power.

CEN1 — Comparator 1 Enable

This control bit, when set, powers up voltage comparator 1 on PD1 and PD2. The user must set this bit to allow any functionality of the comparator. After enabling the comparator, the user should delay for t_{CEN} before reading the state of the output. Reset clears this bit.

PD1 and PD2 remain under control of their DDR bits to enable the user to drive CMP1– and CMP12+ to desired levels. When CEN1 is cleared, the comparator is disabled and consumes negligible power.



Comparators Reading Comparator Outputs

13.4 Reading Comparator Outputs

The state of each comparator output bit is internally readable from the CMPCSR.

13.5 Comparator During Wait Mode

The comparator operates normally in wait mode. If the user wishes to save power during the wait mode, the CEN1, CEN2, and CEN3 bits should be cleared before the WAIT instruction.

13.6 Comparator During Stop Mode

Stop mode does not affect the comparator circuit. If the user needs to save power, the CEN1, CEN2, and CEN3 bits should be cleared before the STOP instruction.

13.7 Comparator Power Supply Source

The comparators are supplied by V_{DD2} and V_{SS2} . These power lines are reserved for noise-susceptible circuitry, such as the circuitry found in the comparators.

MC68HC05CT4 - Rev. 2.0



Comparators

General Release Specification

 $\mathsf{MC68HC05CT4}-\mathsf{Rev.}\ 2.0$

Comparators For More Information On This Product, Go to: www.freescale.com



Section 14. Miscellaneous Register


14.1 Contents

14.2		105
14.3	Miscellaneous Control Register	105
14.4	Miscellaneous Register Power Supply Source	106

14.2 Introduction

The miscellaneous register exists to hold various system control bits. It is located at address \$0021.

14.3 Miscellaneous Control Register





SPEED — CPU Speed Select

This control bit, when set, selects an additional divide-by-eight after the already divide-by-five from the oscillator clock to the internal bus clock. This makes the internal CPU clock a divide-by-40 from the oscillator input.

When clear, the internal bus clock is a divide-by-five from the oscillator input. Reset clears this bit.

MC68HC05CT4 - Rev. 2.0



Miscellaneous Register

COE — 16-Bit Timer Output Compare Enable

This control bit, when set, enables the 16-bit output compare function to come out on PD6/TCMP. When clear, PD6 returns to a general-purpose I/O pin.

PWME — PWM Enable

This control bit, when set, enables the PWM function to come out on PC7/PWM. When clear, PC7 returns to a general-purpose I/O pin.

14.4 Miscellaneous Register Power Supply Source

The miscellaneous control register is supplied by V_{DD} and $V_{SS}.$ V_{DD2} and V_{SS2} are reserved for noise-susceptible circuitry.



Section 15. Instruction Set

15.1 Contents

15.2 Introduction
15.3 Addressing Modes
15.3.1 Inherent
15.3.2 Immediate
15.3.3 Direct
15.3.4 Extended
15.3.5 Indexed, No Offset110
15.3.6 Indexed, 8-Bit Offset110
15.3.7 Indexed,16-Bit Offset
15.3.8 Relative
15.4 Instruction Types
15.4.1 Register/Memory Instructions
15.4.2 Read-Modify-Write Instructions
15.4.3 Jump/Branch Instructions
15.4.4 Bit Manipulation Instructions
15.4.5 Control Instructions
15.5 Instruction Set Summary118
15.6 Opcode Map



Instruction Set

15.2 Introduction

The MCU instruction set has 62 instructions and uses eight addressing modes. The instructions include all those of the M146805 CMOS Family plus one more: the unsigned multiply (MUL) instruction. The MUL instruction allows unsigned multiplication of the contents of the accumulator (A) and the index register (X). The high-order product is stored in the index register, and the low-order product is stored in the accumulator.

15.3 Addressing Modes

The CPU uses eight addressing modes for flexibility in accessing data. The addressing modes provide eight different ways for the CPU to find the data required to execute an instruction. The eight addressing modes are:

- Inherent
- Immediate
- Direct
- Extended
- Indexed, no offset
- Indexed, 8-bit offset
- Indexed, 16-bit offset
- Relative

General Release Specification



15.3.1 Inherent

Inherent instructions are those that have no operand, such as return from interrupt (RTI) and stop (STOP). Some of the inherent instructions act on data in the CPU registers, such as set carry flag (SEC) and increment accumulator (INCA). Inherent instructions require no operand address and are one byte long.

15.3.2 Immediate

Immediate instructions are those that contain a value to be used in an operation with the value in the accumulator or index register. Immediate instructions require no operand address and are two bytes long. The opcode is the first byte, and the immediate data value is the second byte.

15.3.3 Direct

Direct instructions can access any of the first 256 memory locations with two bytes. The first byte is the opcode, and the second is the low byte of the operand address. In direct addressing, the CPU automatically uses \$00 as the high byte of the operand address.

15.3.4 Extended

Extended instructions use three bytes and can access any address in memory. The first byte is the opcode; the second and third bytes are the high and low bytes of the operand address.

When using the Motorola assembler, the programmer does not need to specify whether an instruction is direct or extended. The assembler automatically selects the shortest form of the instruction.

MC68HC05CT4 - Rev. 2.0



15.3.5 Indexed, No Offset

Indexed instructions with no offset are 1-byte instructions that can access data with variable addresses within the first 256 memory locations. The index register contains the low byte of the effective address of the operand. The CPU automatically uses \$00 as the high byte, so these instructions can address locations \$0000–\$00FF.

Indexed, no offset instructions are often used to move a pointer through a table or to hold the address of a frequently used RAM or I/O location.

15.3.6 Indexed, 8-Bit Offset

Indexed, 8-bit offset instructions are 2-byte instructions that can access data with variable addresses within the first 511 memory locations. The CPU adds the unsigned byte in the index register to the unsigned byte following the opcode. The sum is the effective address of the operand. These instructions can access locations \$0000–\$01FE.

Indexed 8-bit offset instructions are useful for selecting the kth element in an n-element table. The table can begin anywhere within the first 256 memory locations and could extend as far as location 510 (\$01FE). The k value is typically in the index register, and the address of the beginning of the table is in the byte following the opcode.

15.3.7 Indexed, 16-Bit Offset

Indexed, 16-bit offset instructions are 3-byte instructions that can access data with variable addresses at any location in memory. The CPU adds the unsigned byte in the index register to the two unsigned bytes following the opcode. The sum is the effective address of the operand. The first byte after the opcode is the high byte of the 16-bit offset; the second byte is the low byte of the offset.

Indexed, 16-bit offset instructions are useful for selecting the kth element in an n-element table anywhere in memory.

As with direct and extended addressing, the Motorola assembler determines the shortest form of indexed addressing.

General Release Specification



15.3.8 Relative

Relative addressing is only for branch instructions. If the branch condition is true, the CPU finds the effective branch destination by adding the signed byte following the opcode to the contents of the program counter. If the branch condition is not true, the CPU goes to the next instruction. The offset is a signed, two's complement byte that gives a branching range of -128 to +127 bytes from the address of the next location after the branch instruction.

When using the Motorola assembler, the programmer does not need to calculate the offset because the assembler determines the proper offset and verifies that it is within the span of the branch.

15.4 Instruction Types

The MCU instructions fall into the following five categories:

- Register/Memory Instructions
- Read-Modify-Write Instructions
- Jump/Branch Instructions
- Bit Manipulation Instructions
- Control Instructions



15.4.1 Register/Memory Instructions

These instructions operate on CPU registers and memory locations. Most of them use two operands. One operand is in either the accumulator or the index register. The CPU finds the other operand in memory.

Instruction	Mnemonic
Add Memory Byte and Carry Bit to Accumulator	ADC
Add Memory Byte to Accumulator	ADD
AND Memory Byte with Accumulator	AND
Bit Test Accumulator	BIT
Compare Accumulator	CMP
Compare Index Register with Memory Byte	СРХ
EXCLUSIVE OR Accumulator with Memory Byte	EOR
Load Accumulator with Memory Byte	LDA
Load Index Register with Memory Byte	LDX
Multiply	MUL
OR Accumulator with Memory Byte	ORA
Subtract Memory Byte and Carry Bit from Accumulator	SBC
Store Accumulator in Memory	STA
Store Index Register in Memory	STX
Subtract Memory Byte from Accumulator	SUB

Table 15-1.	Register/Memory	Instructions
-------------	------------------------	--------------

General Release Specification



15.4.2 Read-Modify-Write Instructions

These instructions read a memory location or a register, modify its contents, and write the modified value back to the memory location or to the register.

NOTE: Do not use read-modify-write operations on write-only registers.

Instruction	Mnemonic
Arithmetic Shift Left (Same as LSL)	ASL
Arithmetic Shift Right	ASR
Bit Clear	BCLR ⁽¹⁾
Bit Set	BSET ⁽¹⁾
Clear Register	CLR
Complement (One's Complement)	СОМ
Decrement	DEC
Increment	INC
Logical Shift Left (Same as ASL)	LSL
Logical Shift Right	LSR
Negate (Two's Complement)	NEG
Rotate Left through Carry Bit	ROL
Rotate Right through Carry Bit	ROR
Test for Negative or Zero	TST ⁽²⁾

Table 15-2. Read-Modify-Write Instructions

1. Unlike other read-modify-write instructions, BCLR and BSET use only direct addressing.

2. TST is an exception to the read-modify-write sequence because it does not write a replacement value.

MC68HC05CT4 - Rev. 2.0



15.4.3 Jump/Branch Instructions

Jump instructions allow the CPU to interrupt the normal sequence of the program counter. The unconditional jump instruction (JMP) and the jump-to-subroutine instruction (JSR) have no register operand. Branch instructions allow the CPU to interrupt the normal sequence of the program counter when a test condition is met. If the test condition is not met, the branch is not performed.

The BRCLR and BRSET instructions cause a branch based on the state of any readable bit in the first 256 memory locations. These 3-byte instructions use a combination of direct addressing and relative addressing. The direct address of the byte to be tested is in the byte following the opcode. The third byte is the signed offset byte. The CPU finds the effective branch destination by adding the third byte to the program counter if the specified bit tests true. The bit to be tested and its condition (set or clear) is part of the opcode. The span of branching is from -128 to +127 from the address of the next location after the branch instruction. The CPU also transfers the tested bit to the carry/borrow bit of the condition code register.

General Release Specification



Instruction	Mnemonic
Branch if Carry Bit Clear	BCC
Branch if Carry Bit Set	BCS
Branch if Equal	BEQ
Branch if Half-Carry Bit Clear	BHCC
Branch if Half-Carry Bit Set	BHCS
Branch if Higher	BHI
Branch if Higher or Same	BHS
Branch if IRQ Pin High	BIH
Branch if IRQ Pin Low	BIL
Branch if Lower	BLO
Branch if Lower or Same	BLS
Branch if Interrupt Mask Clear	BMC
Branch if Minus	BMI
Branch if Interrupt Mask Set	BMS
Branch if Not Equal	BNE
Branch if Plus	BPL
Branch Always	BRA
Branch if Bit Clear	BRCLR
Branch Never	BRN
Branch if Bit Set	BRSET
Branch to Subroutine	BSR
Unconditional Jump	JMP
Jump to Subroutine	JSR

Table 15-3. Jump and Branch Instructions

MC68HC05CT4 - Rev. 2.0



15.4.4 Bit Manipulation Instructions

The CPU can set or clear any writable bit in the first 256 bytes of memory, which includes I/O registers and on-chip RAM locations. The CPU can also test and branch based on the state of any bit in any of the first 256 memory locations.

Instruction	Mnemonic
Bit Clear	BCLR
Branch if Bit Clear	BRCLR
Branch if Bit Set	BRSET
Bit Set	BSET

Table 15-4.	Bit Manipulation	Instructions
-------------	-------------------------	--------------

General Release Specification



15.4.5 Control Instructions

These instructions act on CPU registers and control CPU operation during program execution.

Table 15-5. C	control Inst	ructions
---------------	--------------	----------

Instruction	Mnemonic
Clear Carry Bit	CLC
Clear Interrupt Mask	CLI
No Operation	NOP
Reset Stack Pointer	RSP
Return from Interrupt	RTI
Return from Subroutine	RTS
Set Carry Bit	SEC
Set Interrupt Mask	SEI
Stop Oscillator and Enable IRQ Pin	STOP
Software Interrupt	SWI
Transfer Accumulator to Index Register	TAX
Transfer Index Register to Accumulator	TXA
Stop CPU Clock and Enable Interrupts	WAIT

MC68HC05CT4 - Rev. 2.0



15.5 Instruction Set Summary

Source	Operation	Description				ffect on CCR I N Z C P V V V V V V V V V V V V V V V V V V V			Opcode	Operand	Cycles
Form				I	N	z	С	Add	ð	ope	δ
ADC #opr ADC opr ADC opr ADC opr,X ADC opr,X ADC ,X	Add with Carry	$A \gets (A) + (M) + (C)$	\$>	<	\$>	< ↓>	< ↓>	IMM DIR EXT IX2 IX1 IX	A9 B9 C9 D9 E9 F9	ii dd hh II ee ff ff	1 · I
ADD #opr ADD opr ADD opr,X ADD opr,X ADD opr,X ADD ,X	Add without Carry	A ← (A) + (M)	\$>	<	\$>	< ↓	\$	IMM DIR EXT IX2 IX1 IX	AB BB CB DB EB FB	ii dd hh II ee ff ff	1 · I
AND #opr AND opr AND opr AND opr,X AND opr,X AND ,X	Logical AND	$A \leftarrow (A) \land (M)$			\$>	< ↓		IMM DIR EXT IX2 IX1 IX	A4 B4 C4 D4 E4 F4	ii dd hh II ee ff ff	1 · I
ASL opr ASLA ASLX ASL opr,X ASL ,X	Arithmetic Shift Left (Same as LSL)	C - 0 b7 b0			\$>	< ↓	\$	DIR INH INH IX1 IX	38 48 58 68 78	dd ff	5 3 3 6 5
ASR opr ASRA ASRX ASR opr,X ASR ,X	Arithmetic Shift Right		_		\$	< ↓	\$	DIR INH INH IX1 IX	37 47 57 67 77	dd ff	5 3 3 6 5
BCC rel	Branch if Carry Bit Clear	$PC \leftarrow (PC) + 2 + \mathit{rel} ? C = 0$	-		_	-	—	REL	24	rr	3
BCLR n opr	Clear Bit n	Mn ← 0						DIR (b0) DIR (b1) DIR (b2) DIR (b3) DIR (b3) DIR (b4) DIR (b5) DIR (b6) DIR (b7)	19 1B 1D	dd dd dd dd dd dd dd dd dd	5 5 5 5 5 5 5 5 5 5
BCS rel	Branch if Carry Bit Set (Same as BLO)	PC ← (PC) + 2 + <i>rel</i> ? C = 1	_	—		_	—	REL	25	rr	3
BEQ rel	Branch if Equal	PC ← (PC) + 2 + <i>rel</i> ? Z = 1						REL	27	rr	3
BHCC rel	Branch if Half-Carry Bit Clear	$PC \leftarrow (PC) + 2 + \mathit{rel} ? H = 0$						REL	28	rr	3
BHCS rel	Branch if Half-Carry Bit Set	PC ← (PC) + 2 + <i>rel</i> ? H = 1	_	_	_	_	_	REL	29	rr	3
BHI rel	Branch if Higher	$PC \leftarrow (PC) + 2 + \mathit{rel} ? C \lor Z = 0$	_	_	_	_	_	REL	22	rr	3
BHS rel	Branch if Higher or Same	$PC \leftarrow (PC) + 2 + \mathit{rel} ? C = 0$	_			_		REL	24	rr	3

Table 15-6. Instruction Set Summary

General Release Specification



Source Form	Operation	Description		Effect on CCR					Effect on CCR				Address Mode	Opcode	Operand	Cycles
		Decemption	н	I	Ν	z	С	Add	Opc	Ope	ပြီ					
BIH rel	Branch if IRQ Pin High	PC ← (PC) + 2 + <i>rel</i> ? IRQ = 1	_	_	_	_	—	REL	2F	rr	3					
BIL rel	Branch if IRQ Pin Low	$PC \leftarrow (PC) + 2 + rel ? IRQ = 0$	_	—	—	—		REL	2E	rr	3					
BIT #opr BIT opr BIT opr BIT opr,X BIT opr,X BIT ,X	Bit Test Accumulator with Memory Byte	(A) ∧ (M)	_	_	\$>	¢ ‡	_	IMM DIR EXT IX2 IX1 IX	A5 B5 C5 D5 E5 F5	ii dd hh II ee ff ff	2 3 4 5 4 3					
BLO rel	Branch if Lower (Same as BCS)	$PC \leftarrow (PC) + 2 + \mathit{rel} ? C = 1$	-	—	—	-	-	REL	25	rr	3					
BLS rel	Branch if Lower or Same	$PC \leftarrow (PC) + 2 + \mathit{rel} ? C \lor Z = 1$	-	—	—	_	—	REL	23	rr	3					
BMC rel	Branch if Interrupt Mask Clear	$PC \leftarrow (PC) + 2 + \mathit{rel} ? I = 0$	-	—	—	—	—	REL	2C	rr	3					
BMI <i>rel</i>	Branch if Minus	PC ← (PC) + 2 + <i>rel</i> ? N = 1		—	—		-	REL	2B	rr	3					
BMS rel	Branch if Interrupt Mask Set	$PC \leftarrow (PC) + 2 + \mathit{rel} ? I = 1$	_	_			_	REL	2D	rr	3					
BNE <i>rel</i>	Branch if Not Equal	$PC \leftarrow (PC) + 2 + \mathit{rel} ? Z = 0$	-	-	—	-	-	REL	26	rr	3					
BPL <i>rel</i>	Branch if Plus	$PC \leftarrow (PC) + 2 + \mathit{rel} ? N = 0$	-	-	—	-	-	REL	2A	rr	3					
BRA <i>rel</i>	Branch Always	PC ← (PC) + 2 + <i>rel</i> ? 1 = 1		—	—		-	REL	20	rr	3					
BRCLR n opr rel	Branch if Bit n Clear	PC ← (PC) + 2 + <i>rel</i> ? Mn = 0		_			¢×	DIR (b2)	07 09 0B 0D		5 5 5 5 5 5					
BRN <i>rel</i>	Branch Never	$PC \leftarrow (PC) + 2 + \mathit{rel} ? 1 = 0$	-	—	—	-	-	REL	21	rr	3					
BRSET n opr rel	Branch if Bit n Set	PC ← (PC) + 2 + <i>rel</i> ? Mn = 1					Ŷ	DIR (b0) DIR (b1) DIR (b2) DIR (b3) DIR (b3) DIR (b4) DIR (b5) DIR (b6) DIR (b7)	04 06 08 0A 0C	dd rr dd rr	5 5 5 5 5 5 5					
BSET n opr	Set Bit n	Mn ← 1						DIR (b0) DIR (b1) DIR (b2) DIR (b3) DIR (b3) DIR (b4) DIR (b5) DIR (b5) DIR (b7)	12 14 16 18 1A 1C	dd dd dd dd dd dd dd dd	5 5 5 5 5 5 5 5 5					
BSR rel	Branch to Subroutine	$\begin{array}{c} PC \leftarrow (PC) + 2; push \; (PCL) \\ SP \leftarrow (SP) - 1; push \; (PCH) \\ SP \leftarrow (SP) - 1 \\ PC \leftarrow (PC) + \mathit{rel} \end{array}$			_			REL	AD	rr	6					
CLC	Clear Carry Bit	$C \leftarrow 0$	-	_	_	-	0	INH	98		2					
CLI	Clear Interrupt Mask	l ← 0	_	0	_	_		INH	9A		2					

Table 15-6. Instruction Set Summary (Continued)

MC68HC05CT4 - Rev. 2.0



Source	Operation	Description			ect Cl		Address Node			Operand	Cycles
Form	oporation	Decemption	Н	I	Ν	z	С	D Mo	Opcode	Ope	ပ်
CLR opr CLRA CLRX CLR opr,X CLR ,X	Clear Byte	$\begin{array}{c} M \leftarrow \$00\\ A \leftarrow \$00\\ X \leftarrow \$00\\ M \leftarrow \$00\\ M \leftarrow \$00\\ M \leftarrow \$00 \end{array}$	_		0	1	_	DIR INH INH IX1 IX	3F 4F 5F 6F 7F	dd ff	5 3 3 6 5
CMP #opr CMP opr CMP opr CMP opr,X CMP opr,X CMP ,X	Compare Accumulator with Memory Byte	(A) – (M)	_		¢×	\$	\$	IMM DIR EXT IX2 IX1 IX	A1 B1 C1 D1 E1 F1	ii dd hh II ee ff ff	2 3 4 5 4 3
COM opr COMA COMX COM opr,X COM ,X	Complement Byte (One's Complement)	$\begin{array}{c} M \leftarrow (\overline{M}) = \$FF - (M) \\ A \leftarrow (\overline{A}) = \$FF - (A) \\ X \leftarrow (\overline{X}) = \$FF - (X) \\ M \leftarrow (\overline{M}) = \$FF - (M) \\ M \leftarrow (\overline{M}) = \$FF - (M) \end{array}$	_		¢×	: \$>	¢ 1	DIR INH INH IX1 IX	33 43 53 63 73	dd ff	5 3 3 6 5
CPX #opr CPX opr CPX opr CPX opr,X CPX opr,X CPX ,X	Compare Index Register with Memory Byte	(X) – (M)			¢×	*	Ŷ	IMM DIR EXT IX2 IX1 IX	A3 B3 C3 D3 E3 F3	ii dd hh II ee ff ff	2 3 4 5 4 3
DEC opr DECA DECX DEC opr,X DEC ,X	Decrement Byte	$\begin{array}{c} M \leftarrow (M) - 1 \\ A \leftarrow (A) - 1 \\ X \leftarrow (X) - 1 \\ M \leftarrow (M) - 1 \\ M \leftarrow (M) - 1 \end{array}$	_		¢×	: \$>	<	DIR INH INH IX1 IX	3A 4A 5A 6A 7A	dd ff	5 3 3 6 5
EOR #opr EOR opr EOR opr EOR opr,X EOR opr,X EOR ,X	EXCLUSIVE OR Accumulator with Memory Byte	A ← (A) ⊕ (M)			¢×	\$		IMM DIR EXT IX2 IX1 IX	A8 B8 C8 D8 E8 F8	ii dd hh II ee ff ff	2 3 4 5 4 3
INC opr INCA INCX INC opr,X INC ,X	Increment Byte	$\begin{array}{c} M \leftarrow (M) + 1 \\ A \leftarrow (A) + 1 \\ X \leftarrow (X) + 1 \\ M \leftarrow (M) + 1 \\ M \leftarrow (M) + 1 \end{array}$	_		¢×	: \$>	<	DIR INH INH IX1 IX	3C 4C 5C 6C 7C	dd ff	5 3 3 6 5
JMP opr JMP opr JMP opr,X JMP opr,X JMP ,X	Unconditional Jump	PC ← Jump Address	_				_	DIR EXT IX2 IX1 IX	BC CC DC EC FC		

Table 15-6. Instruction Set Summary (Continued)



Source	Operation	Description	Effect on CCR					Address Mode	Opcode	Operand	Cycles
Form		Decemption	н	I	Ν	z	С	Add	obc	Ope	ပ်
JSR opr JSR opr JSR opr,X JSR opr,X JSR ,X	Jump to Subroutine	$\begin{array}{l} PC \leftarrow (PC) + n \ (n = 1, 2, or \ 3) \\ Push \ (PCL); \ SP \leftarrow (SP) - 1 \\ Push \ (PCH); \ SP \leftarrow (SP) - 1 \\ PC \leftarrow Effective \ Address \end{array}$	_	_			_	DIR EXT IX2 IX1 IX	BD CD DD ED FD	dd hh II ee ff ff	5 6 7 6 5
LDA #opr LDA opr LDA opr LDA opr,X LDA opr,X LDA ,X	Load Accumulator with Memory Byte	A ← (M)	_	_	¢×	÷ ‡	_	IMM DIR EXT IX2 IX1 IX	A6 B6 C6 D6 E6 F6	ii dd hh II ee ff ff	2 3 4 5 4 3
LDX #opr LDX opr LDX opr LDX opr,X LDX opr,X LDX ,X	Load Index Register with Memory Byte	X ← (M)	_	_	¢×	: \$>	<	IMM DIR EXT IX2 IX1 IX	AE BE CE DE EE FE	ii dd hh II ee ff ff	2 3 4 5 4 3
LSL opr LSLA LSLX LSL opr,X LSL ,X	Logical Shift Left (Same as ASL)	C ← 0 b7 b0	_		¢×	: ↓	\$	DIR INH INH IX1 IX	38 48 58 68 78	dd ff	5 3 3 6 5
LSR opr LSRA LSRX LSR opr,X LSR ,X	Logical Shift Right		_		0	\$	\$	DIR INH INH IX1 IX	34 44 54 64 74	dd ff	5 3 3 6 5
MUL	Unsigned Multiply	$X:A \leftarrow (X) \times (A)$	0	—	—	—	0	INH	42		11
NEG <i>opr</i> NEGA NEGX NEG <i>opr</i> ,X NEG ,X	Negate Byte (Two's Complement)	$\begin{array}{l} M \gets -(M) = \$00 - (M) \\ A \gets -(A) = \$00 - (A) \\ X \gets -(X) = \$00 - (X) \\ M \gets -(M) = \$00 - (M) \\ M \gets -(M) = \$00 - (M) \end{array}$	_		\$×	: \$	\$	DIR INH INH IX1 IX	30 40 50 60 70	dd ff	5 3 3 6 5
NOP	No Operation		-	-	—	—	—	INH	9D		2
ORA #opr ORA opr ORA opr ORA opr,X ORA opr,X ORA ,X	Logical OR Accumulator with Memory	$A \gets (A) \lor (M)$			¢×	\$		IMM DIR EXT IX2 IX1 IX	AA BA CA DA EA FA	ii dd hh II ee ff ff	2 3 4 5 4 3
ROL <i>opr</i> ROLA ROLX ROL <i>opr</i> ,X ROL ,X	Rotate Byte Left through Carry Bit		_		¢×	: \$	\$	DIR INH INH IX1 IX	39 49 59 69 79	dd ff	5 3 3 6 5

Table 15-6. Instruction Set Summary (Continued)

MC68HC05CT4 - Rev. 2.0



Table 15-6. Instruction Set Summary (Cont	inued)
---	--------

Source	Operation	Description		Effect on CCR			n	Address Mode	Opcode	Operand	Cycles
Form			н	I	N	z	С	Ado Ado	0 D	Ope	Š
ROR opr RORA RORX ROR opr,X ROR ,X	Rotate Byte Right through Carry Bit	→ []]]]] → [C] b7 b0	_		\$>	¢ ‡	\$	DIR INH INH IX1 IX	36 46 56 66 76	dd ff	5 3 3 6 5
RSP	Reset Stack Pointer	$SP \leftarrow \$00FF$	_	—	_		—	INH	9C		2
RTI	Return from Interrupt	$\begin{array}{l} SP \leftarrow (SP) + 1; Pull (CCR) \\ SP \leftarrow (SP) + 1; Pull (A) \\ SP \leftarrow (SP) + 1; Pull (X) \\ SP \leftarrow (SP) + 1; Pull (PCH) \\ SP \leftarrow (SP) + 1; Pull (PCL) \end{array}$	\$>	: \$	\$	\$	\$	INH	80		9
RTS	Return from Subroutine	$SP \leftarrow (SP) + 1$; Pull (PCH) $SP \leftarrow (SP) + 1$; Pull (PCL)	_	_	_		_	INH	81		6
SBC #opr SBC opr SBC opr SBC opr,X SBC opr,X SBC ,X	Subtract Memory Byte and Carry Bit from Accumulator	$A \gets (A) - (M) - (C)$	_		Ŷ	\$	\$	IMM DIR EXT IX2 IX1 IX	A2 B2 C2 D2 E2 F2	ii dd hh II ee ff ff	2 3 4 5 4 3
SEC	Set Carry Bit	C ← 1	-	—	—	-	1	INH	99		2
SEI	Set Interrupt Mask	l ← 1	—	1	_		-	INH	9B		2
STA opr STA opr STA opr,X STA opr,X STA ,X	Store Accumulator in Memory	M ← (A)	_		\$>	¢ ‡		DIR EXT IX2 IX1 IX	B7 C7 D7 E7 F7	dd hh II ee ff ff	4 5 6 5 4
STOP	Stop Oscillator and Enable IRQ Pin		—	0	_		_	INH	8E		2
STX opr STX opr STX opr,X STX opr,X STX ,X	Store Index Register In Memory	M ← (X)	_	_	\$>	< ↓	_	DIR EXT IX2 IX1 IX	BF CF DF EF FF	dd hh II ee ff ff	4 5 6 5 4
SUB #opr SUB opr SUB opr,X SUB opr,X SUB ,X	Subtract Memory Byte from Accumulator	A ← (A) – (M)			\$	\$	\$	IMM DIR EXT IX2 IX1 IX	A0 B0 C0 D0 E0 F0	ii dd hh II ee ff ff	2 3 4 5 4 3
SWI	Software Interrupt	$\begin{array}{l} PC \leftarrow (PC) + 1; Push \ (PCL) \\ SP \leftarrow (SP) - 1; Push \ (PCH) \\ SP \leftarrow (SP) - 1; Push \ (X) \\ SP \leftarrow (SP) - 1; Push \ (A) \\ SP \leftarrow (SP) - 1; Push \ (CCR) \\ SP \leftarrow (SP) - 1; I \leftarrow 1 \\ PCH \leftarrow Interrupt \ Vector \ High \ Byte \\ PCL \leftarrow Interrupt \ Vector \ Low \ Byte \end{array}$		1				INH	83		10
TAX	Transfer Accumulator to Index Register	$X \gets (A)$	—	—	—		-	INH	97		2

General Release Specification



Source	Operation	Descripti	on	E	Effect CCR				Address Mode	Opcode	Operand	Cycles
Form				н	1	1	z	С	Add Mc	opo	Ope	ວັ
TST opr TSTA TSTX TST opr,X TST ,X	Test Memory Byte for Negative or Zero	(M) – \$00)	_	:	ţ	↓ -		DIR INH INH IX1 IX	3D 4D 5D 6D 7D	dd ff	4 3 3 5 4
ТХА	Transfer Index Register to Accumulator	$A \gets (X)$		—	- -	- -		_	INH	9F		2
WAIT	Stop CPU Clock and Enable Interrupts			—	0×-		_ -	_	INH	8F		2
C Car CCR Cor dd Dire dd rr Dire DIR Dire ee ff Hig EXT Extr ff Offs H Hal hh II Hig I Inte ii Imn IMM Imn INH Inhe IX Inde IX1 Inde IX2 Inde	sumulator ry/borrow flag ndition code register ext address of operand ext address of operand and relative offset of bran ext addressing mode h and low bytes of offset in indexed, 16-bit offset ended addressing mode set byte in indexed, 8-bit offset addressing f-carry flag h and low bytes of operand address in extended irrupt mask nediate operand byte nediate addressing mode erent addressing mode exed, no offset addressing mode exed, 16-bit offset addressing mode mory location jative flag ' bit	addressing	PC P PCH P PCL P REL R rr R SP SSX Ir Z Z Z # Ir $^{+}$ L $^{+}$ L $^{+}$ C $^{+}$ SSP $^{+}$ SP $^{+}$ SP	Relative Stack p ndex re Cero fla mmedia ogical ogical ogical Content legatio oaded	n cou n cou n cou s add s prog ointe egiste g ate va AND OR EXC CR ts of n (tw with	nte nte res: grar grar r alue LUS o's	er er hi er lo sin m c m c e SIV	igh ow t our our	byte byte node nter offset			

Table 15-6. Instruction Set Summary (Continued)

15.6 Opcode Map

See Table 15-7.

MC68HC05CT4 - Rev. 2.0



Freescale Semiconductor, Inc.

NEG RI 9 2UB 2UB 3UB 4 8UB 5UB 4 8UB 3UB 4 8UB	RTS CMP 2 CMP 2 CMP 3 CMP 5 CMP 4 3 3 4 5 CMP 4 CMP 3 2 1	2 SBC 2 SBC 3 SBC 4 SBC 4 SBC 3 2 IMM 2 DIR 3 EXT 3 IX22 IX11 IX1 X IX	5 SWI 10 CPX 2 CPX 3 IX 1 SWI 2 CPX 2 DIR 3	AND 4 AND 5 AND 4 AND 3 EXT 3 IX22 IX1 1 AND 1	BIT 2 BIT 4 5 4 3 2 IMM DIR 3 EXT 3 IX1 <	2 LDA 2 LDA 3 LDA 4 LDA 5 LDA 4 LDA 2 IMM2 DIR 3 EXT 3 IX22 IX11 IX IX	STA STA DIR 3	CLC 2 2 3 4 5 4 5 1 INH2 IMM2 DIR EXT 1X2 1X1 1	ADC 4 ADC 5 ADC 2 ADC 2	ORA 4 ORA 5 ORA 2 ORA 2 ORA 3 ORA 2 ORA 3 ORA 5	ADD 3 ADD 4 ADD 5 2 DIR 3 EXT 3 NZ22	2 2 3 4 3 2 2 RSP JMP JM	2 6 5 6 7 6 5 NOP BSR JSR JS	2 LDX 2 LDX 3 IH 2 IMM2 DIR3	STX STX DIR 3	MSB of Opcode in He Number of Cycles Opcode Mnemonic Number of Bytes/Addres
NEG RTI 9 2UB 3UB 4 8UB 5UB	6 2 CMP 2 CMP 3 CMP 4 CMP 5 CMF NH 2 CMM 2 DIR 3 EXT 3 CMP 5 CMF	2 3 4 5 5 SBC SBC SBC SBC 5 SBC IMM 2 DIR 3 EXT 3 SBC	5 10 2 CPX 2 CPX 4 5 10 11 2 CPX 2 CPX 3 CPX 4 2 CPX 2 CPX 1X 1 2 0 11 3 CPX 3 CPX 1X 2 2 CPX 1X 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1	2 AND 2 AND 3 AND 4 AND 2 IMM2 DIR 3 EXT 3 IX22 AN	BIT 2 BIT 4 BIT 5 BIT 1 BIT 5 BIT 1 BIT 2 DIR 3 EXT 3 BIT 2 ZIZ 2 BIT 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2	2 3 4 5 10 LDA LDA LDA 1 5 LDA IMM DIR DIR EXT 3 1X22 LDA	2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2	2 2 2 3 4 5 NH2 EOR 2 EOR 4 EOR 5 NH2 IMM2 DIR 3 EXT 3 IX22	2 2 3 4D 5 2 3 2 4 5 5 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2	2 2 3 3 4 5 0RA 0RA 0RA 1 0RA 1 0RA 5 NH2 1MM2 0IR3 EXT3 1X22	2 2 3 4D 5 NH2 IMM2 DIR3 EXT3 IX22	2 JMP 2 JMP 3 JMP 4 JMF NH 2 DIR3 EXT3 JMP 2 JMF	2 6 5 5 6 7 7 BSR JSR 3SR 7 JSR WH2 REL2 DIR3 EXT3 IX22	2 2 2 2 2 3 4 5 5 H 2 IMM2 DIR3 EXT3 IX22 DX	2 2 2 2 5 4 5 5 6 1 TXA 2 5 TX 4 5 5 7 7 6 1 TXA 2 DIR3 5 TX 6 1 7 2 2 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1	LSB 0 BRSET0 3 DIR
NEG RTI 9 2UB 2UB 3UB 4 5UB 5UB 3UB 4 5UB 5UB 5UB 3UB 4 5UB	6 2 CMP 2 CMP 3 CMP 4 CMP 5 CMP 5 CMP 3 CMP 5 CM	SBC 2 SBC 3 SBC 4 SBC 1 IMM 2 DIR 3 EXT 3 IX2	5 10 2 2 2 3 4 5 5 IX1 2 INH 2 CPX 3 CPX 5 2	aND ² AND ³ AND ⁴ AND ⁵ 2 NMM2 DIR 3 EXT 3 IX2	BIT 2 BIT 4 BIT 4 BIT 1	LDA LDA LDA LDA 1 IMM 2 DIR 3 EXT 3 LDA 1X2	2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2	2 EOR 2 EOR 3 EOR 4 EOR 5 NH2 IMM2 DIR 3 EXT3 IX2	2 ADC 2 ADC 3 ADC 4 ADC 5 NH 2 IMM 2 DIR 3 EXT 3 ADC 1X2	2 2 2 3 4 5 NH2 IMM2 DIR3 EXT3 IX2	2 2 2 3 4D 5 NH2 IMM2 DIR3 EXT3 IX2	2 3 4 JMP 2 JMP 3 JMP 4 NH 2 DIR 3 EXT 3 IX2	2 6 5 5 6 7 BSR JSR JSR JSR 7 WH2 REL2 DIR3 EXT3 IX2	2 2 2 2 3 4 5 LDX 2 LDX 1 LDX 4 LDX 5 IH 2 IMM 2 DIR 3 EXT 3 IX2	2 2 2 STX 4 5 5 5 0 1 TXA 2 STX 4 STX 5 1X2 1 TXA 2 DIR3 EXT3 1X2	LSB 0 BRSET0 3 DIR
NEG RI 9 2 2 3 2 4 1 IX1 INH 2 IMM2 DIR3 SUB 4	6 2 CMP 2 CMP 3 CMP 4 NH 2 NMM 2 DIR 3 CMP 4	SBC 2 SBC 3 SBC 4 IMM 2 DIR 3 EXT	5 10 2 CPX 2 CPX 3 CPX 4 IX 1 INH 2 CPX 2 DIR 3 CPX 4	AND 2 AND 3 AND 4 2 IMM 2 DIR 3 EXT	BIT 2 BIT 3 BIT 1 BI	LDA 2 LDA 4 IMM2 DIR3 EXT	2 STA 4 NH 2 DIR 3	2 EOR 2 EOR 3 NH 2 IMM 2 DIR 3	2 ADC 2 ADC 3 NH2 IMM2 DIR3	2 2 2 3 INH 2 IMM 2 DIR 3	2 2 2 3 4D 4 NH2 IMM2 DIR3 EXT	2 JMP 2 JMP 3 NH 2 DIR 3 EXT	2 6 5 5 6 H 2 REL 2 DIR 3 EXT	2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2	2 2 4 TXA 2 STX 4 VH 1 INH 2 DIR 3	LSB 0 BRSET0 3 DIR
NEG 5 RTI 9 2UB 2 SUB 1 IX 1 INH 2 IMM 2 DIR 2 DIR 2 DIR 2 2 NM 2 DIR 2	6 CMP 2 CMP 3 NH 2 CMP 2 CMP 3	SBC 2 SBC 3 IMM 2 DIR	5 SWI 10 CPX 3 IX 1 SWI 2 CPX 2 DIX	AND 2 AND 2 AND 2 DIR	BIT ² BIT IMM 2 BIT	LDA LDA IMM 2 LDA 3	2 INH 2 DIR	2 EOR 2 EOR 3 NH 2 IMM 2 DIR	2 ADC 2 ADC 3 NH2 IMM2 DIR	2 CRA 2 ORA 3 INH 2 IMM 2 DIR	2 ADD 2 ADD 3 INH 2 IMM 2 DIR	2 JMP 2 DIR	2 BSR JSR VH2 REL2 DIR	2 LDX 2 LDX 3 IH 2 IMM 2 DIR	2 2 2 4 NH1 1NH 2 DIR	MSB LSB 0 3
1 NEG 5 RTI 9 SU	6 NH 2 CM	SB	5 10 10 10 1X 1 SWI 1X 1 SWI 2	2 AN	B	2 LDA IMM	2 INH	2 NH 2 EO	2 NH 2	2 ORA 2 INH 2 IMM	2 ADD 2 INH 2 IMM	2 NH	2 BSR 6 VH 2 REL	2 LDX 2 IH 2 IMM	2 Z Z Z Z Z Z Z Z Z Z Z Z Z Z Z Z Z Z Z	MSB LSB 0
NEG 5 RTI 9 1 NEG 1X 1 NH 5 RTI 9	9 HN		5 10 IX 1 SWI IX 1 INH		~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~		TAX 1 INH	2 NH	2 NH	2 INH	2 INH	RSP 2 1 INH	2 NH	H 2	2 VH 1	
NEG 5 RTI	RTS 1 INH		5 IX 1 SW	5 IX			-	-	-	-	-	-	-	NH Z	AIT 2 INH 1	n Hex
1 NEG	~			X 2										STOP IN	Ň	i apo
			COM	LSR		ROR 5 IX	ASR IX	ASL/LSL ⁵	ROL 5 IX	DEC 5		INC 5 IX	TST 4 IX	~	CLR 5	B of Opco
NEG 6 IX1			COM 6 IX1 1	LSR 6 IX1 1		ROR IX1	ASR IX1	ASL/LSL 6	ROL 6 IX1 1	DEC 6 IX1 1		INC 6 IX1 1	TST 5 IX1		CLR 6 IX1 1	
NEGX INH 2			COMX INH 2	3 LSRX INH 2		RORX INH 2	ASRX INH 2	3 ASLXLSLX	ROLX INH 2	DECX INH 2		INCX INH 2	TSTX INH2		CLRX CLRX INH 2	ffset t Offset šit Offset
NEGA INH 1		MUL INH	COMA 3 INH 1	3 LSRA INH 1		RORA INH 1	3 ASRA INH 1	3 SLALSLAA	ROLA INH 1	DECA INH 1			TSTA INH		CLRA CLRA	REL = Relative X = Indexed, No Offset X1 = Indexed, 8-Bit Offset X2 = Indexed, 16-Bit Offset
NEG 5 DIR 1		-	COM 5 DIR 1	LSR DIR 1		ROR DIR 1	ASR DIR 1	ASL/LSL A	ROL DIR	DEC 5 DIR 1			TST DIR		CLR DIR 1	REL = Relative IX = Indexed, No Of IX1 = Indexed, 8-Bit IX2 = Indexed, 16-B
BRA BREL 2	BRN 3 REL	BHI BHI REL	BLS BLS	BCC 3	3 BCS/BLO REL	BNE 3	BEQ 3	BHCC 3	BHCS BHCS	BPL BPL	BMI 3 REL		BMS BMS	BIL 3	BIH 3	$\ddot{x} \times \times \dot{x}$
BSET0 5 5 5 5 5	BCLR0 BCLR0 DIR 2	BSET1 BSET1 DIR2	BCLR1 BCLR1 DIR 2	BSET2 BSET2 DIR 2	BCLR2 E	BSET3 BSET3 DIR 2	BCLR3 BCLR3 DIR 2	BSET4 BSET4 DIR 2	BCLR4 BCLR4 DIR2	BSET5 BSET5 DIR 2	BCLR5 BCLR5 DIR 2	BSET6 BSET6 DIR 2	BCLR6 BCLR6 DIR 2	BSET7 BSET7 DIR 2	BCLR7 BCLR7 DIR 2	rent ediate x nded
BRSET0 3 DIR 2 5	BRCLR0 3 DIR 2	BRSET1 3 DIR2	BRCLR1 3 DIR 2	BRSET2 3 DIR 2	BRCLR2 3 DIR 2	BRSET3 3 DIR 2	BRCLR3 3 DIR 2	BRSET4 3 DIR 2	BRCLR4 3 DIR2	BRSET5 3 DIR 2	BRCLR5 3 DIR 2	BRSET6 3 DIR 2	BRCLR6 3 DIR2	BRSET7 3 DIR 2	BRCLR7 3 DIR 2	INH = Inherent IMM = Immediate DIR = Direct EXT = Extended
	,	2 3		ر ي	(n)	ر م	(7)	(ب	(n	(7)	(7)	(7)	(7)	(7)	<u>س</u>	
5 3	2 DIR 2 REL 2 DIR 1 IN	BRSETO BRATO BRA NEG NEGA BRCLR0 BRA BRA BRCLR0 BRA BRCLR0 BRA BRCLR0 BRA	BRSET0 BRCLR0 BRCLR0 BRCLR0 BRCLR0 BRST1 BRST1 BRST1 BST12 BST12 BST12 BST12 BST12 BST12 BST12 BST12 BST12 BST12 BST12 BST12 BST12 BST12 BST12 BST12 BST12 BST22 B	SSETO BRA DIR 2 BRA DIR 1 SUR0 5 BRN 3 SLR0 5 BRN 3 SSET1 5 BHI 3 SSET1 5 BHI 3 SSET1 2 BLS 3 SCOM 5 11	SSETO BRA DIR 1 NEG DIR 1 SCLR0 BRN 3 SCLR0 BRN 3 SSET1 5 BHI 3 SSET2 BHI 2 COM 5 SCLR1 5 BLS 3 COM 5 SSET2 5 BCC 3 LSR 5 DIR 2 REL 2 DIR 1	3SETO BRA BRA BIR 1 3CLR0 BRN 3 3CLR0 BRN 3 3SET1 BHI 3 3SET1 BHI 3 3SET1 BHI 3 3SET2 BHI 3 3SET2 BLS 8 3SET2 BHI 3 3SET2 BHI 3 3SET3 8 3SET3 8 3SET4 9 3SET4 9 3SET2 8 3SET4 9 3SET2 8 3SET2 9 3SET2 8 3SET2 9 3SET4 9	SSETO BRA BCLR0 BRN BSET1 5 BRN 5 B 15 B 15 B 15 B 15	SSETO BRA BLR BRN BSET1 SSET1 SSET1 SSET1 SSET2 SSET2 SSET2 BLS BLS BLS BLS BLS BLS BLS BLS BLS BLS	3SET0 BRA NEGA 3SLDIR BRN NEGA 3SLDIR BRN NEGA 3SLDIR BHI MUL 3SET1 BHI MUL 3SET1 BHI MUL 3SET2 BLS MUL 3SET2 BLS MUL 3SET2 BLS MUL 3SET2 BLS DIR 3SET2 BLS SCMA 3SET2 BLS COM 3SET2 BLS COM 3SET2 BLS COM 3SET2 BLS COM 3SET3 BNE COM 3SET4 ASC COM 3SET4 BLC ASC 3SET4 BHCC ASLALS	3SET0 BRA NEGA 3SLR0 BRN NEGA 3SL1 BRN NEGA 5 REL DIR NEGA 5 BRN NEGA 5 BRN NEGA 5 BRN NEGA 5 BR NUL 5 BLS COM 5 BLS DIR 5 BLS COM 5 BLS DIR 5 BLS DIR 5 BCS BLS 6 COMA 85E13 BCC 9 BCS 1 NIC 85E13 BNE 1 NIC 85E13 BNE 1 NIC 85 ASR 81R2 ASI 81R2 ASI 81R2 ASI 81R2 ASI 82 ASI 82	3SET0 BRA NEGA 3SLR0 BRN NEGA 5LN12 BRN NEGA 5SET1 BHI NEGA 5SET1 BHI NEGA 5SET1 BHI NEGA 5SET2 BHS NEGA 5SET2 BLS DIR COMA 5SET2 BLS DIR COMA 5SET2 BLS DIR COMA 5SET2 BLS LSR COMA 5SET2 BLS LSR COMA 3SET3 BNE NR ROR 5 BSEL DIR ROR 5 SELL2 DIR ROR 5 REL DIR ROR 5 SET4 ASL/USL ASLA 5 SET ASL/USL ROLA 5 ASL DIR ROLA 5 ASL COLA ASL 6 DIR ASL ROLA	3SET0 BRA NEGA 3CLR0 BRN NECA 3CLR0 BRN NECA 3SET1 BHI NECA 5 DIR BH NECA 3SET1 BHI NECA 5 DIR BLS DIR 5 BLS BLS DIR 5 BLS BLS DIR 5 BLS BLS COMA 5 BLS ASL/LS ASLALS 5 BHC ASL/LS ASLALS 5 BHC ASL/LS ASLALS 5 BHC ASL/LS ASLALS 5 BHC ASL COA 5 BHC ASL	3SET0 BRA NEGA 3CLR0 BRN NECA 3CLR0 BRN NECA 3SET1 BHI NECA SSET1 BHI NECA SSET2 BHI NECA SSET2 BHI NECA SSET2 BLS COM SUR LIR BLS SCLR1 BLS DIR SET2 BLS LIR SET2 BLS LIR SET2 BLS LIR SET2 BLS LIR SET3 SCRL2 LIR SET4 BNC DIR SET4 BHCC ASL/LS SET4 BHCC ASL/LS SET6 BHCC ASL/LS SET6 BNI ASL/LS SET6 BMI ASL/LS SET6 BMI ASL/LS SET6 BMI ASLALS SET6 BMI BASL	3SET0 BRA NEGA 3SLR1 BRN NEGA 5CDIR BRN NEGA 5SLR1 BH NEGA 5SLR1 BH NEGA 5SET1 BH NEGA 5SET2 BLS NEGA 5SET2 BLS NEGA 5SET2 BLS SCMA 5SET2 BLS SCMA 5SET2 BCS/BLO NR 5 BCC LSR 5 BCC LSR 5 BCS/BLO NR 5 BCC LSR 5 BCC NR 5 BCC NR 5 BCC NR 5 BRC ASL/LSL 5 BRC BRC 5 BRL BCC 5 BRL BCC 5 BRL BCC 5 BRL BCC 6 BRC BCC 7 BCC BR 8 BCC BC </td <td>SET0 BRA NEGA SCLR0 BRN NECA SCLR0 BRN NECA SET1 BHI NECA SET2 BHI NECA SET1 BLS DIR SET2 BLS DIR SET2 BCA LSR SET2 BCA LSR SET2 BCA LSR SET3 BCC LSR SET3 BNE SCR SET4 BHC ASL/LSL SET4 BHC ASL/LSL SET5 BHC ASL/LSL SET6 BHC ASL/LSL SET6 BHC ASL SET6 BHC ASL SET6 BNI ASL SET6 BMA ASL SET0</td> <td>3SET0 BRA NEGA 3SLR1 BRN NECA 5LDIR2 BRN NECA 5SET1 BHI NECA 5SET1 BHI NECA 5SET1 BHI NECA 5SET1 BHI NECA 5SET2 BHS NECA 5SET2 BLS DIR 5BLS BHS ASL 5CLR3 BHS ASR 5BLS BHS ASR 5CLR4 BHS ASR 5SET4 BHS ASR 5SET4 BHS BHS 5SET5 BHS BHS 5SET6 BHS BSE 5SET6<!--</td--></td>	SET0 BRA NEGA SCLR0 BRN NECA SCLR0 BRN NECA SET1 BHI NECA SET2 BHI NECA SET1 BLS DIR SET2 BLS DIR SET2 BCA LSR SET2 BCA LSR SET2 BCA LSR SET3 BCC LSR SET3 BNE SCR SET4 BHC ASL/LSL SET4 BHC ASL/LSL SET5 BHC ASL/LSL SET6 BHC ASL/LSL SET6 BHC ASL SET6 BHC ASL SET6 BNI ASL SET6 BMA ASL SET0	3SET0 BRA NEGA 3SLR1 BRN NECA 5LDIR2 BRN NECA 5SET1 BHI NECA 5SET1 BHI NECA 5SET1 BHI NECA 5SET1 BHI NECA 5SET2 BHS NECA 5SET2 BLS DIR 5BLS BHS ASL 5CLR3 BHS ASR 5BLS BHS ASR 5CLR4 BHS ASR 5SET4 BHS ASR 5SET4 BHS BHS 5SET5 BHS BHS 5SET6 BHS BSE 5SET6 </td

Instruction Set For More Information On This Product, Go to: www.freescale.com

2.0



General Release Specification — MC68HC05CT4

Section 16. Electrical Specifications

16.1 Contents

16.2	Introduction
16.3	Maximum Ratings126
16.4	Operating Range127
16.5	Thermal Characteristics
16.6	5.0 V DC Electrical Characteristics
16.7	3.3 V DC Electrical Characteristics
16.8	3.3 V and 5.0 V Control Timing
16.9	Comparators
16.10	PWM Timing
16.11	PLL Signal Input

16.2 Introduction

This section contains the electrical and timing specifications.

MC68HC05CT4 - Rev. 2.0



16.3 Maximum Ratings

Maximum ratings are the extreme limits to which the MCU can be exposed without permanently damaging it.

The MCU contains circuitry to protect the inputs against damage from high static voltages; however, do not apply voltages higher than those shown in the table below. Keep V_{IN} and V_{OUT} within the range $V_{SS} \leq (V_{IN} \text{ or } V_{OUT}) \leq V_{DD}$. Connect unused inputs to the appropriate voltage level, either V_{SS} or V_{DD}.

Rating	Symbol	Value	Unit
Supply Voltage	V _{DD}	-0.3 to +7.0	V
Input Voltage	V _{IN}	V _{SS} –0.3 to V _{DD} + 0.3	V
Self-Check Mode (IRQ Pin Only)	V _{IN}	V _{SS} –0.3 to 2 x V _{DD} + 0.3	
Current Drain Per Pin Excluding V_{DD} and V_{SS}	I	25	mA
Operating Junction Temperature	TJ	+150	°C
Storage Temperature Range	T _{stg}	-65 to +150	°C

NOTE: This device is not guaranteed to operate properly at the maximum ratings. Refer to **16.6 5.0 V DC Electrical Characteristics** and **16.7 3.3 V DC Electrical Characteristics** for guaranteed operating conditions.

General Release Specification



16.4 Operating Range

Characteristic	Symbol	Value	Unit
Operating Temperature Range MC68HC05CT4 (Standard)	T _A	T _L to T _H 0 to +70	°C

16.5 Thermal Characteristics

Characteristic	Symbol	Value	Unit
Thermal Resistance Plastic Dual In-Line Package	θ_{JA}	70	°C/W

MC68HC05CT4 - Rev. 2.0



Electrical Specifications

16.6 5.0 V DC Electrical Characteristics

Characteristic	Symbol	Min	Тур	Max	Unit
Output Voltage $I_{Load} = 10.0 \mu A$ $I_{Load} = -10.0 \mu A$	V _{OL} V _{OH}	 V _{DD} _0.1		0.1	V
Output High Voltage (I _{Load} 0.8 mA) Port A, Port B, Port C, Port D	V _{OH}	V _{DD} –0.8	_	_	V
Output Low Voltage (I _{Load} = 1.6 mA) Port A, Port B, Port C, Port D	V _{OL}	_		0.4	V
Input High Voltage Port A, Port B, Port C, Port D, IRQ, RE3.5SET, OSC1	V _{IH}	0.7 x V _{DD}	_	V _{DD}	V
Input Low Voltage Port A, Port B, Port C, Port D, IRQ, RESET, OSC1	VIL	V _{SS}	_	0.3 x V _{DD}	V
Input Hysteresis TCAP, RESET, IRQ, PD4/SCK	V _{HYST}	0.8	0.9	1	V
Supply Current (see Notes) Run Wait Stop	I _{DD}		3 0.3	10 1	mA mA
25 °C 0 °C to +70 °C		_	10 20	25 30	μΑ μΑ
Supply Current (see Notes) Run Wait Stop	I _{DD2}	_	1.5 0.5	3 1.3	mA mA
25 °C 0 °C to +70 °C		_	200 250	300 350	μΑ μΑ
I/O Ports Hi-Z Leakage Current Port A, Port B, Port D	I _{OZ}	_		5	μA
Input Current RESET, IRQ, OSC1 PC0–PC7 with Pullups Enabled	I _{IN}	 _20	 _125	10 250	μA
Capacitance Ports (as Input or Output) RESET, IRQ	C _{OUT} C _{INT}			12 8	pF

NOTES:

1. V_{DD} = 5.0 Vdc \pm 10%, V_{SS} = 0 Vdc, T_A = 0 °C to +70 °C, unless otherwise noted

2. All values shown reflect average measurements.

3. Typical values at midpoint of voltage range, 25 °C only

4. Wait I_{DD} and I_{DD2} : Only timer system active.

Run (operating) I_{DD}, I_{DD2}, Wait I_{DD}, and I_{DD2}: Measured using external square wave clock source (f_{osc} = 10.24 MHz); all inputs 0.2 V from rail; no dc loads; less than 50 pF on all outputs; C_L = 20 pF on OSC2

6. Wait, stop I_{DD}: All ports configured as inputs, $V_{IL} = 0.2 \ \overline{V}$, $V_{IH} = V_{DD} - 0.2 \ V$

7. Stop I_{DD} and I_{DD2} are measured with OSC1 = V_{SS} .

8. Wait I_{DD} and I_{DD2} are affected linearly by the OSC2 capacitance.

9. Run, wait, and stop I_{DD2} are measured directly off the V_{DD2} power supply.

General Release Specification



Electrical Specifications 3.3 V DC Electrical Characteristics

16.7 3.3 V DC Electrical Characteristics

Characteristic	Symbol	Min	Тур	Max	Unit
Output Voltage $I_{Load} = 10.0 \mu A$ $I_{Load} = -10.0 \mu A$	V _{OL} V _{OH}		_	0.1	V
Output High Voltage (I _{Load} –0.2 mA) Port A, Port B, Port C, Port D	V _{OH}	V _{DD} -0.3		_	V
Output Low Voltage (I _{Load} = 1.6 mA) Port A, Port B, Port C, Port D	V _{OL}	_		0.3	V
Input High Voltage Port A, Port B, Port C, Port D, IRQ, RESET, OSC1	V _{IH}	0.7 x V _{DD}		V _{DD}	V
Input Low Voltage Port A, Port B, Port C, Port D, IRQ, RESET, OSC1	V _{IL}	V _{SS}		0.3 x V _{DD}	V
Supply Current (see Notes) Run Wait Stop	I _{DD}	_	1.5 0.15	5 0.5	mA mA
25 °C 0 °C to +70 °C		_	5 10	12 15	μΑ μΑ
Supply Current (see Notes) Run Wait Stop	I _{DD2}		0.5 0.3	2 0.8	mA mA
25 °C 0 °C to +70 °C		_	100 125	150 175	μΑ μΑ
I/O Ports Hi-Z Leakage Current Port A, Port B, Port D	I _{OZ}	_		5	μΑ
Input Current RESET, IRQ, OSC1 PC0–PC7 with Pullups Enabled	I _{IN}		 _50	10 -125	μA
Capacitance Ports (as Input or Output) RESET, IRQ	C _{OUT} C _{INT}			12 8	pF

NOTES:

1. V_{DD} = 3.3 Vdc ±10%, V_{SS} = 0 Vdc, T_A = 0 °C to +70 °C, unless otherwise noted

2. All values shown reflect average measurements.

3. Typical values at midpoint of voltage range, 25 °C only

4. Wait I_{DD} and I_{DD2} : Only timer system active.

5. Run (operating) I_{DD} , I_{DD2} , Wait I_{DD} , and I_{DD2} : Measured using external square wave clock source (f_{OSC} = 10.24 MHz); all inputs 0.2 V from rail; no dc loads; less than 50 pF on all outputs; C_L = 20 pF on OSC2

6. Wait, stop I_{DD}: All ports configured as inputs, V_{IL} = 0.2 V, V_{IH} = V_{DD} –0.2 V

7. Stop I_{DD} and I_{DD2} are measured with OSC1 = $V_{SS.}$

8. Wait I_{DD} and I_{DD2} are affected linearly by the OSC2 capacitance.

9. Run, wait, and stop I_{DD2} are measured directly off the V_{DD2} power supply.

MC68HC05CT4 - Rev. 2.0



Electrical Specifications

16.8 3.3 V and 5.0 V Control Timing

Characteristic	Symbol	Min	Max	Unit
Frequency of Operation Crystal External Clock	fosc	dc	10.24 10.24	MHz
Internal Operating Frequency Crystal (f _{osc} /5) External Clock (f _{osc} /5)	f _{OP}	dc	2.048 2.048	MHz
Cycle Time	t _{CYC}	488	_	ns
Crystal Oscillator Startup Time	toxov	—	100	ms
Stop Recovery Startup Time (Crystal Oscillator)	t _{ILCH}	_	100	ms
RESET Pulse Width	t _{RL}	1.5		t _{CYC}
Interrupt Pulse Width Low (Edge-Triggered)	t _{ILIH}	125	_	ns
Interrupt Pulse Period	t _{ILIL}	(Note 2)	—	t _{CYC}
OSC1 Pulse Width	t _{OH} ,t _{OL}	90		ns

NOTES:

1. $V_{DD} = 3.0$ to 5.5 Vdc, $V_{SS} = 0$ Vdc, $T_A = 0$ °C to +70 °C, unless otherwise noted 2. The minimum period t_{ILIL} , should not be less than the number of cycle times it takes to execute the interrupt service routine plus 2T t_{cvc}.



16.9 Comparators

Characteristic	Symbol	Min	Max	Unit
Input Voltage Range (see Note 2)	V _{INT}	V _{SS} –0.5	V _{DD} +0.5	V
Voltage Comparator Propagation Time Measured at 100 mV Overdrive (see Note 3)	t _{COMP}		10	μs
Common Mode Range (see Note 4)	V _{COM}	V _{SS} +1.5	V _{DD} –0.5	V
Offset (see Note 5)	V _{OFF}	_	± 20	mV
Comparator Enable Time (see Note 6)	t _{CEN}	_	100	ms
Input Current $V_{SS} \le V_{IN} \le V_{DD}$	I _{IN}	_	1	μA
Input Current $V_{IN} \le V_{SS}$	I _{IN}	_	4.0	mA
Gain Bandwidth Product		_	10	kHz
Slew Rate	SR	5	_	V/µs
Saturation Voltage ($I_{OUT} = -5 \text{ mA}$)	V _{SAT}	—	0.5	V
Internal Voltage Reference CMP-	V _{REF}	x 90%	x 110%	(2/3) V _{DD}

NOTES:

1. V_{DD} = 3.3 Vdc ±10%, V_{SS} = 0 Vdc, T_A = 0 °C to +70 °C, unless otherwise noted 2. The comparator is guaranteed to function over the specified input voltage range with no erroneous outputs.

3. Signal propagation time through the comparators measured with 100 mv of overdrive.

4. Comparator is guaranteed to meet specifications; for example, SR, t_{COMP} , and V_{OFF} .

5. Input offset voltage is guaranteed over the temperature range.

6. Enable time is the time from enabling the comparator with the CEN bit until the comparator is fully functional.

16.10 PWM Timing

Characteristic	Symbol	Min	Max	Unit
PWM Rise Time	t _{PWMR}	15	35	ns
PWM Fall Time	t _{PWMR}	15	35	ns

16.11 PLL Signal Input

Characteristic	Symbol	Min	Max	Unit
Input Voltage on FINTX and FINRX (peak-to-peak)	V _{VCO}	200	_	mV _{p-p}
Input Frequency on FINTX and FINRX	f _{VCO}	—	60	MHz

MC68HC05CT4 - Rev. 2.0



Electrical Specifications




Figure 16-1. Stop Recovery Timing Diagram

General Release Specification



General Release Specification — MC68HC05CT4

Section 17. Mechanical Specifications

17.1 Contents

17.2	Introduction	3
17.3	44-Lead Plastic-Leaded Chip Carrier (Case 777-02) 13	4
17.4	44-Lead Quad Flat Pack (Case 824A-01)	5

17.2 Introduction

The MC68HC05CT4 is available in a 44-pin plastic-leaded chip carrier (PLCC) and a 44-pin quad flat pack (QFP). Package dimensions are provided in this section.

The following figures show the latest package information at the time of this publication. To make sure that you have the latest package specifications, contact one of the following:

- Local Motorola Sales Office
- Motorola Fax Back System (Mfax[™])
 - Phone 1-602-244-6609
 - EMAIL RMFAX0@email.sps.mot.com; http://sps.motorola.com/mfax/
- Worldwide Web (wwweb) home page at http://motorola.com/sps/


Follow Mfax or wwweb on-line instructions to retrieve the current mechanical specifications.

MC68HC05CT4 - Rev. 2.0



Mechanical Specifications


17.3 44-Lead Plastic-Leaded Chip Carrier (Case 777-02)





Mechanical Specifications 44-Lead Quad Flat Pack (Case 824A-01)

17.4 44-Lead Quad Flat Pack (Case 824A-01)



Semiconductor, Inc.

٩

MC68HC05CT4 – Rev. 2.0



Mechanical Specifications

General Release Specification



Section 18. Ordering Information

18.1 Contents

18.2	Introduction
18.3	MCU Ordering Forms
18.4	Application Program Media
18.5	ROM Program Verification
18.6	ROM Verification Units (RVUs)140
18.7	MC Order Numbers140

18.2 Introduction

This section contains instructions for ordering custom-masked ROM MCUs.

18.3 MCU Ordering Forms

To initiate an order for a ROM-based MCU, first obtain the current ordering form for the MCU from a Motorola representative. Submit the following items when ordering MCUs:

- A current MCU ordering form that is **completely filled out** (Contact your Motorola sales office for assistance.)
- A copy of the customer specification if the customer specification deviates from the Motorola specification for the MCU
- Customer's application program on one of the media listed in 18.4
 Application Program Media

MC68HC05CT4 - Rev. 2.0

Ordering Information

The current MCU ordering form is also available through the Motorola Freeware Bulletin Board Service (BBS). The telephone number is (512) 891-FREE. After making the connection, type bbs in lower-case letters. Then press the return key to start the BBS software.

18.4 Application Program Media

Please deliver the application program to Motorola in one of the following media:

- Macintosh^{®1} 3 1/2 inch diskette (double-sided 800 K or double-sided high-density 1.4 M)
- MS-DOS^{®2} or PC-DOS^{™3} 3 1/2 inch diskette (double-sided 720 K or double-sided high-density 1.44 M)
- MS-DOS[®] or PC-DOS[™] 5 1/4 inch diskette (double-sided double- density 360K or double-sided high-density 1.2M)

Use positive logic for data and addresses.

When submitting the application program on a diskette, clearly label the diskette with this information:

- Customer name
- Customer part number
- Project or product name
- File name of object code
- Date
- Name of operating system that formatted diskette
- Formatted capacity of diskette

On diskettes, the application program must be in Motorola's S-record format (S1 and S9 records), a character-based object file format generated by M6805 cross assemblers and linkers.

^{1.} Macintosh is a registered trademark of Apple Computer, Inc.

^{2.} MS-DOS is a registered trademark of Microsoft Corporation.

^{3.} PC-DOS is a trademark of International Business Machines Corporation.



NOTE: Begin the application program at the first user ROM location. Program addresses must correspond exactly to the available on-chip user ROM addresses as shown in the memory map. Write \$00 in all nonuser ROM locations or leave all nonuser ROM locations blank. Refer to the current MCU ordering form for additional requirements. Motorola may request pattern re-submission if nonuser areas contain any nonzero code.

If the memory map has two user ROM areas with the same address, then write the two areas in separate files on the diskette. Label the diskette with both file names.

In addition to the object code, a file containing the source code can be included. Motorola keeps this code confidential and uses it only to expedite ROM pattern generation in case of any difficulty with the object code. Label the diskette with the file name of the source code.

18.5 ROM Program Verification

The primary use for the on-chip ROM is to hold the customer's application program. The customer develops and debugs the application program and then submits the MCU order along with the application program.

Motorola inputs the customer's application program code into a computer program that generates a listing verify file. The listing verify file represents the memory map of the MCU. The listing verify file contains the user ROM code and may also contain nonuser ROM code, such as self-check code. Motorola sends the customer a computer printout of the listing verify file along with a listing verify form.

To aid the customer in checking the listing verify file, Motorola will program the listing verify file into customer-supplied blank preformatted Macintosh or DOS disks. All original pattern media are filed for contractual purposes and are not returned.

Check the listing verify file thoroughly, then complete and sign the listing verify form and return it to Motorola. The signed listing verify form constitutes the contractual agreement for the creation of the custom mask.



Ordering Information

18.6 ROM Verification Units (RVUs)

After receiving the signed listing verify form, Motorola manufactures a custom photographic mask. The mask contains the customer's application program and is used to process silicon wafers. The application program cannot be changed after the manufacture of the mask begins. Motorola then produces 10 MCUs, called RVUs, and sends the RVUs to the customer. RVUs are usually packaged in unmarked ceramic and tested to 5 Vdc at room temperature. RVUs are not tested to environmental extremes because their sole purpose is to demonstrate that the customer's user ROM pattern was properly implemented. The 10 RVUs are free of charge with the minimum order quantity. These units are not to be used for qualification or production. RVUs are not guaranteed by Motorola Quality Assurance.

18.7 MC Order Numbers

 Table 18-1 shows the MC order numbers for the available package types.

MC Order Number	Operating Temperature Range
MC68HC05CT4FN	0 °C to 70 °C
MC68HC05CT4FB	0 °C to 70 °C

NOTE: FN = 44-Lead Plastic-Leaded Chip Carrier FB = 44-Lead Quad Flat Pack

General Release Specification





Home Page: www.freescale.com email: support@freescale.com USA/Europe or Locations Not Listed: Freescale Semiconductor Technical Information Center, CH370 1300 N. Alma School Road Chandler, Arizona 85224 (800) 521-6274 480-768-2130 support@freescale.com Europe, Middle East, and Africa: Freescale Halbleiter Deutschland GmbH **Technical Information Center** Schatzbogen 7 81829 Muenchen, Germany +44 1296 380 456 (English) +46 8 52200080 (English) +49 89 92103 559 (German) +33 1 69 35 48 48 (French) support@freescale.com Japan: Freescale Semiconductor Japan Ltd. Headquarters ARCO Tower 15F 1-8-1, Shimo-Meguro, Meguro-ku Tokyo 153-0064, Japan 0120 191014 +81 2666 8080 support.japan@freescale.com Asia/Pacific: Freescale Semiconductor Hong Kong Ltd. **Technical Information Center** 2 Dai King Street Tai Po Industrial Estate, Tai Po, N.T., Hong Kong +800 2666 8080 support.asia@freescale.com For Literature Requests Only: Freescale Semiconductor Literature Distribution Center P.O. Box 5405 Denver, Colorado 80217 (800) 441-2447 303-675-2140 Fax: 303-675-2150 LDCForFreescaleSemiconductor

@hibbertgroup.com

RoHS-compliant and/or Pb- free versions of Freescale products have the functionality and electrical characteristics of their non-RoHS-compliant and/or non-Pb- free counterparts. For further information, see http://www.freescale.com or contact your Freescale sales representative.

For information on Freescale.s Environmental Products program, go to http://www.freescale.com/epp.

Information in this document is provided solely to enable system and software implementers to use Freescale Semiconductor products. There are no express or implied copyright licenses granted hereunder to design or fabricate any integrated circuits or integrated circuits based on the information in this document. Freescale Semiconductor reserves the right to make changes without further notice to any products herein. Freescale Semiconductor makes no warranty, representation or guarantee regarding the suitability of its products for any particular purpose, nor does Freescale Semiconductor assume any liability arising out of the application or use of any product or circuit, and specifically disclaims any and all liability, including without limitation consequential or incidental damages. "Typical" parameters which may be provided in Freescale Semiconductor data sheets and/or specifications can and do vary in different applications and actual performance may vary over time. All operating parameters, including "Typicals" must be validated for each customer application by customer's technical experts. Freescale Semiconductor does not convey any license under its patent rights nor the rights of others. Freescale Semiconductor products are not designed, intended, or authorized for use as components in systems intended for surgical implant into the body, or other applications intended to support or sustain life, or for any other application in which the failure of the Freescale Semiconductor product could create a situation where personal injury or death may occur. Should Buyer purchase or use Freescale Semiconductor products for any such unintended or unauthorized application, Buyer shall indemnify and hold Freescale Semiconductor and its officers, employees, subsidiaries, affiliates, and distributors harmless against all claims, costs, damages, and expenses, and reasonable attorney fees arising out of, directly or indirectly, any claim of personal injury or death associated with such unintended or unauthorized use, even if such claim alleges that Freescale Semiconductor was negligent regarding the design or manufacture of the part.



For More Information On This Product, Go to: www.freescale.com