

## 68HC05P4A

# SPECIFICATION (General Release)

© December 27, 1995

CSIC MCU Design Group Oak Hill, Texas





GENERAL RELEASE SPECIFICATION

Section	on Title	Page					
	SECTION 1 GENERAL DESCRIPTION						
1.1	Features						
1.2 1.3	Mask Options MCU Structure						
1.4	Pin Assignments						
1.5	Signal Description						
1.5.1	V <sub>DD</sub> AND V <sub>SS</sub>						
1.5.2 1.5.3	IRQOSC1 and OSC2						
1.5.4	RESET						
1.5.5	TCMP						
1.5.6	PA0 through PA7						
1.5.7	SDO/PB5, SDI/PB6, and SCK/PB7						
1.5.8 1.5.9	PC0 through PC7PD5 and TCAP/PD7	1-6 1-6					
1.6	Input/Output Programming						
	SECTION 2 MEMORY						
2.1	ROM						
2.2	ROM Security FeatureRAM						
2.0	TV W	2 0					
	SECTION 3 CENTRAL PROCESSING UNIT						
3.1	Accumulator (A)	3-1					



GENERAL RELEASE SPECIFICATION

Section	on Title	Page
	SECTION 4 INTERRUPTS	
4.1 4.2 4.3 4.4 4.5	Hardware Controlled Interrupt Sequence Timer Interrupt External Interrupt Optional External Interrupts (PA0-PA7) Software Interrupt (SWI)	. 4-3 . 4-4 . 4-6
	SECTION 5 RESETS	
5.1 5.2 5.3	Power-On Reset (POR)  RESET Pin  Computer Operating Properly (COP) Reset	. 5-1
	SECTION 6 LOW POWER MODES	
6.1 6.2 6.3 6.2	STOP Instruction Stop Mode Halt Mode WAIT Instruction	. 6-1 . 6-2
	SECTION 7 SIMPLE SERIAL INPUT/OUTPUT PORT	
7.1 7.1.1 7.1.2	Signal Format	. 7-1



GENERAL RELEASE SPECIFICATION

Section	on Title	Page
8.6 8.7	Timer During Wait Mode  Timer During Stop Mode	
	SECTION 9 COMPUTER OPERATING PROPERLY (COP)	
9.1 9.2 9.3	Resetting The COP  COP During Wait Mode  COP During Stop Mode	. 9-1
	SECTION 10 SELF-CHECK MODE	
	SECTION 11 INSTRUCTION SET	
11.1	Addressing Modes	
11.1.1	Inherent	
11.1.2 11.1.3		
11.1.4		
11.1.5		
11.1.6		
11.1.7 11.1.8		
11.1.0	Relative	
11.2.1	Register/Memory Instructions	
11.2.3		



GENERAL RELEASE SPECIFICATION

Secti	ion Title	Page
	SECTION 13 MECHANICAL SPECIFICATIONS	
13.1	28-Pin Plastic Dual In-Line Package (Case 710-02)	13-1
13.2	28-Pin Small Outline Integrated Circuit Package (Case 751F-04)	13-2
	SECTION 14	
	ORDERING INFORMATION	
14.1	MCU Ordering Forms	14-1
14.2	Application Program Media	14-2
14.3	ROM Program Verification	14-3
	ROM Verification Units (RVUs)	



GENERAL RELEASE SPECIFICATION

#### **LIST OF FIGURES**

Figure	Title	Page
1-1 1-2 1-3 1-4	Block Diagram Pin Assignments Port A Pullup Option I/O Circuitry	1-4 1-5
2-1 2-2	Memory MapI/O Registers for the MC68HC05P4A	
4-1 4-2	Hardware Interrupt FlowchartIRQ Function Block Diagram	
5-1	Power-On Reset and RESET	5-2
6-1	STOP/WAIT Flowcharts	6-3
7-1 7-2 7-3 7-4 7-5	SIOP Block Diagram Serial I/O Port Timing SIOP Control Register SIOP Status Register SIOP Data Register	7-2 7-3 7-4
8-1 8-2 8-3	Timer Block Diagram Timer Control Register Timer Status Register	8-5
10-1	Self-Check Circuit	10-2
12-1 12-2	SIOP Timing DiagramSTOP Recovery Timing	





GENERAL RELEASE SPECIFICATION

#### **LIST OF TABLES**

Table	Title	Page
1-1	I/O Pin Functions	. 1-7
4-1	Vector Address for Interrupts and Reset	. 4-2
10-1	Self-Check Results	10-1
11-1	Register/Memory Instructions	11-4
11-2	Read-Modify-Write Instructions	11-5
11-3	Jump and Branch Instructions	11-6
11-4	Bit Manipulation Instructions	11-7
11-5	Control Instructions	
11-6	Instruction Set Summary	11-8
11-7	Opcode Map1	1-14
12-1	DC Electrical Characteristics (V <sub>DD</sub> = 5 V)	12-2
12-2	DC Electrical Characteristics (V <sub>DD</sub> = 3.3 V)	12-3
12-3	SIOP Timing ( $V_{DD} = 5 \text{ V}$ )	12-5
12-4	SIOP Timing ( $V_{DD} = 3.3 \text{ V}$ )	12-5
12-5	Control Timing (V <sub>DD</sub> = 5 V)	
12-6	Control Timing (V <sub>DD</sub> = 3.3 V)	12-6

Х



## Freescale Semiconductor, Inc.



## SECTION 1 GENERAL DESCRIPTION

The MC68HC05P4A is a 28-pin device based on the MC68HC05P4. The memory map includes 4160 bytes of user ROM and 176 bytes of RAM. The MCU has two 8-bit input/output (I/O) ports, A and C. Port B has three I/O pins and port D has two pins, one that is I/O and the other input only. The MC68HC05P4A includes a simple serial I/O peripheral (SIOP) and an on-chip mask programmable computer operating properly (COP) watchdog circuit.

#### 1.1 Features

- Low Cost
- HC05 Core
- 28-Pin Package
- On-Chip Oscillator with RC or Crystal/Ceramic Resonator Mask Options
- 4160 Bytes of User ROM Including 16 User Vector Locations
- ROM Security Feature
- 176 Bytes of On-Chip RAM
- 16-Bit Timer



GENERAL RELEASE SPECIFICATION

- Edge-Sensitive or Edge- and Level-Sensitive Interrupt Trigger Mask Option
- Simple Serial Input/Output Port
- Mask Option Selectable Watchdog Timer (COP)

#### 1.2 Mask Options

There are 13 mask options on the MC68HC05P4A:

- CLOCK (RC or Crystal)
- IRQ (Edge-Sensitive Only or Edge- and Level-Sensitive)
- SIOP (MSB or LSB First)
- COP Watchdog Timer (Enable/Disable)
- Keyscan Pullups and Interrupts on Port A (Enable/Disable by Pin).
- Stop Instruction (Option to Convert to Halt)

All mask options and the user ROM are programmed on the 01 layer in fabrication.


NOTE

Negative true signals like RESET and IRQ will be denoted with an overline.



#### 1.3 MCU Structure

Figure 1-1 shows the structure of the MC68HC05P4A.





GENERAL RELEASE SPECIFICATION

#### 1.4 Pin Assignments

The MC68HC05P4A pin assignments are shown in Figure 1-2..




Figure 1-2. Pin Assignments

#### 1.5 Signal Description

The following paragraphs provide a description of the signals.

GENERAL RELEASE SPECIFICATION

#### 1.5.3 OSC1 and OSC2

These pins provide control input for an on-chip clock oscillator circuit. A crystal, a ceramic resonator, a resistor/capacitor combination, or an external signal connects to these pins and provides a system clock. A mask option selects either a crystal/ceramic resonator or a resistor/capacitor as the frequency determining element. The oscillator frequency is two times the internal bus rate.

#### 1.5.4 **RESET**

This active low pin is used to reset the MCU to a known start-up state by pulling RESET low. The RESET pin contains an internal Schmitt trigger as part of its input to improve noise immunity.

#### 1.5.5 TCMP

This pin provides an output for the output compare feature of the on-chip timer system.

#### 1.5.6 PA0 through PA7

Port A is an 8-bit bidirectional port which does not share any of its pins with other subsystems. The port A data register is at \$0000, and the data direction register is at \$0004. Reset does not affect the data registers, but clears the data direction registers, thereby returning the ports to inputs. Writing a one to a DDR bit sets the corresponding port bit to output mode. Port A has mask option enabled pullup devices and interrupt capability by pin. For a detailed description of I/O programming, refer to **1.6 Input/Output Programming**.



GENERAL RELEASE SPECIFICATION

#### 1.5.7 SDO/PB5, SDI/PB6, and SCK/PB7

Port B is a 3-bit bidirectional port. These pins are shared with the SIOP subsystem. Refer to **SECTION 7 SIMPLE SERIAL INPUT/OUTPUT PORT** for a detailed description of the SIOP. The address of the port B data register is \$0001 and the data direction register is at address \$0005. Reset does not affect the data registers, but clears the data direction registers, thereby returning the ports to inputs. Writing a one to a DDR bit sets the corresponding port bit to output mode.

#### 1.5.8 PC0 through PC7

Port C is an 8-bit bidirectional port which does not share any of its pins with other subsystems. The address of the port C data register is \$0002 and the data direction register is at address \$0006. Reset does not affect the data registers, but clears the data direction registers, thereby returning the ports to inputs. Writing a one to a DDR bit sets the corresponding port bit to output mode. Two of the port C pins, PC0 and PC1, have a higher current drive capability. See **SECTION 12 ELECTRICAL SPECIFICATIONS**.

#### 1.5.9 PD5 and TCAP/PD7

Port D is a 2-bit port. PD5 is I/O and TCAP/PD7 is input-only shared with the timer input capture. The address of the port D data register is \$0003 and the data direction register is at address \$0007. Reset does not affect the data registers, but clears the data direction registers, thereby returning the ports to inputs. Writing a one to a DDR bit sets the corresponding port bit to output mode. The TCAP/PD7 pin controls the input capture feature for the on-chip programmable timer. This pin can be read at any time even if the TCAP function is enabled.

#### 1.6 Input/Output Programming




#### Table 1-1. I/O Pin Functions

GENERAL RELEASE SPECIFICATION

R/W	DDR	I/O Pin Function
0	0	The I/O pin is in input mode. Data is written into the output data latch.
0	1	Data is written into the output data latch and output to the I/O pin.
1	0	The state of the I/O pin is read.
1	1	The I/O pin is in an output mode. The output data latch is read.

 $R/\overline{W}$  is an internal signal.







#### SECTION 2 MEMORY

The MC68HC05P4A has a 8 Kbyte memory map, consisting of user ROM, user RAM, self-check ROM, and I/O. See Figure 2-1 and Figure 2-2.

\$0000	I/O 32 Bytes	0000
\$0020	User ROM (Page Zero) 48 Bytes	0032
\$0050	RAM 176 Bytes	0080
	↑ Stack 64 Bytes	
\$0100		0256
	User ROM 4096 Bytes	
\$1100		4352



7 0 SPF	0 0 SPE	5	1 0	0 0 1	0 0 1	0 0	0 0 1
	0		1	0	0	0	0
	0		1	0	0	0	0
	0		1	1	1	1	1
	0		1	1	1	1	1
			0	0	0	0	0
			0	0	0	0	0
SPF	SPE						
SPF	SPE						
SPF	SPE						
SPF			MSTR				
	DCOL						
ICIE	OCIE	TOIE				IEDG	OLVL
ICF	OCF	TOF					

Semiconductor, Inc

#### Freescale Semiconductor, Inc.

GENERAL RELEASE SPECIFICATION

#### 2.1 ROM

The user ROM consists of 48 bytes of page zero ROM from \$0020 to \$004F, 4096 bytes of ROM from \$0100 to \$10FF, and 16 bytes of user vectors from \$1FF0 to \$1FFF. The self-check ROM and vectors are located from \$1F00 to \$1FEF.

#### 2.2 ROM Security Feature

A security feature has been incorporated into the MC68HC05P4A to help prevent external reading of code in the ROM. Placing unique customer code at ROM locations \$0028-\$002F aids in keeping customer developed software proprietary.

#### 2.3 RAM

The user RAM consists of 176 bytes of a shared stack area. The stack begins at address \$00FF. The stack pointer can access 64 bytes of RAM in the range \$00FF to \$00C0.

#### NOTE

Using the stack area for data storage or temporary work locations requires care to prevent it from being overwritten due to stacking from an interrupt or subroutine call.






## SECTION 3 CENTRAL PROCESSING UNIT

This section describes the five CPU registers. CPU registers are not part of the memory map.


#### 3.1 Accumulator (A)

The accumulator is a general purpose 8-bit register used to hold operands and results of arithmetic calculations or data manipulations.



#### 3.2 Index Register (X)

The index register is an 8-bit register used for the indexed addressing value to create an effective address. The index register also may be used as a temporary storage area.



#### 3.3 Condition Code Register (CCR)



GENERAL RELEASE SPECIFICATION

#### 3.3.2 **I** — Interrupt

When this bit is set, timer and external interrupts are masked (disabled). If an interrupt occurs while this bit is set, the interrupt is latched and processed as soon as the interrupt bit is cleared.

#### **3.3.3** N — Negative

When set, this bit indicates that the result of the last arithmetic, logical, or data manipulation was negative.

#### 3.3.4 Z — Zero

When set, this bit indicates that the result of the last arithmetic, logical, or data manipulation was zero.

#### 3.3.5 C — Carry/Borrow

When set, this bit indicates that a carry or borrow out of the arithmetic logical unit (ALU) occurred during the last arithmetic operation. This bit is also affected during bit test and branch instructions and during shifts and rotates.

#### 3.4 Stack Pointer (SP)

The stack pointer contains the address of the next free location on the stack. During an MCU reset or the reset stack pointer (RSP) instruction, the stack pointer is set to location \$00FF. The stack pointer is then decremented as data is pushed onto the stack and incremented as data is pulled from the stack.

When accessing memory, the seven most significant bits are permanently set to

12		0
	PC	

#### NOTE

The HC05 CPU core is capable of addressing a 64 Kbyte memory map. For this implementation, however, the addressing registers are limited to an 8 Kbyte memory map.





## SECTION 4 INTERRUPTS

The MCU <u>can</u> be interrupted four different ways: the two maskable hardware interrupts (IRQ and timer), the non-maskable software interrupt instruction (SWI), and by the optional external asynchronous interrupt on each port A pin (enabled by pullup mask option).

Interrupts cause the processor to save register contents on the stack and to set the interrupt mask (I bit) to prevent additional interrupts. The RTI instruction causes the register contents to be recovered from the stack and normal processing to resume.

Unlike RESET, hardware interrupts do not cause the current instruction execution to be halted, but are considered pending until the current instruction is complete.

#### NOTE

The current instruction is the one already fetched and being operated on.

When the current instruction is complete, the processor checks all pending hardware interrupts. If interrupts are not masked (CCR I bit clear) and if the

**CPU Interrupt Vector Address** Register Flag Name Interrupts RESET \$1FFE-\$1FFF N/A N/A Reset N/A SWI N/A Software \$1FFC-\$1FFD **IRQ** N/A N/A External Interrupt \$1FFA-\$1FFB **Timer Input Capture TSR ICF TIMER** \$1FF8-\$1FF9 Timer Output Capture **TSR** OCF TIMER \$1FF8-\$1FF9 **TSR** TOF Timer Overflow TIMER \$1FF8-\$1FF9


Table 4-1. Vector Address for Interrupts and Reset

#### 4.1 Hardware Controlled Interrupt Sequence

The following three functions (RESET, STOP, and WAIT) are not interrupts in the strictest sense. However, they are acted upon in a similar manner. Flowcharts for hardware interrupts are shown in Figure 4-1, and for STOP and WAIT in Figure 6-1. A discussion is provided below.

- RESET A low input on the RESET input pin causes the program to vector to its starting address, which is specified by the contents of memory locations \$1FFE and \$1FFF. The I bit in the condition code register also is set. Much of the MCU is configured to a known state during this type of reset as described in SECTION 5 RESETS.
- 2. STOP The STOP instruction causes the oscillator to be turned off and the processor to "sleep" until an external interrupt (IRQ) or reset occurs. See **6.1 Stop Mode**.
- 3. WAIT or HALT The WAIT or HALT instruction causes all processor clocks to stop, but leaves the timer clock running. This rest state of the







GENERAL RELEASE SPECIFICATION

#### 4.3 External Interrupt


The  $\overline{IRQ}$  pin drives an asynchronous interrupt to the CPU. An edge detector flip-flop is latched on the falling edge of  $\overline{IRQ}$ . If either the output from the internal edge detector flip-flops or the level on the  $\overline{IRQ}$  pin is low, a request is synchronized to the CPU to generate the IRQ interrupt. If the edge-sensitive only mask 0ption is selected, the output of the internal edge detector flip-flop is sampled and the input level on the  $\overline{IRQ}$  pin is ignored. The interrupt service routine address is specified by the contents of memory locations \$1FFA and \$1FFB. A block diagram of the IRQ function is shown in Figure 4-2.

#### NOTE

The internal interrupt latch is cleared nine PH2 clock cycles after the interrupt is recognized (after location \$1FFA is read). Therefore, another external interrupt pulse can be latched during the IRQ service routine.

#### NOTE

When the edge- and <u>level</u>-sensitive mask option is selected, the voltage applied to the  $\overline{IRQ}$  pin must return to the high state before the RTI instruction in the interrupt service routine is executed to avoid the processor re-entering the IRQ service routine.





GENERAL RELEASE SPECIFICATION

The  $\overline{\text{IRQ}}$  pin is one source of an IRQ interrupt and a mask option can also enable the port A pins (PA0 thru PA7) to act as other IRQ interrupt sources. These sources are all combined into a single ORing function to be latched by the IRQ latch.

Any enabled IRQ interrupt source sets the IRQ latch on the falling edge of the IRQ pin or a port A pin if port A interrupts have been enabled. If edge-only sensitivity is chosen by a mask option, only the IRQ latch output can activate a request to the CPU to generate the IRQ interrupt sequence. This makes the IRQ interrupt sensitive to the following cases:

- 1. Falling edge on the IRQ pin with all enabled port A interrupt pins at a high level.
- 2. Falling edge on any enabled port A interrupt pin with all other enabled port A interrupt pins and the IRQ pin at a high level.

If level sensitivity is chosen, the active high state of the IRQ input can also activate an IRQ request to the CPU to generate the IRQ interrupt sequence. This makes the IRQ interrupt sensitive to the following cases:

- 1. Low level on the  $\overline{IRQ}$  pin.
- 2. Falling edge on the IRQ pin with all enabled port A interrupt pins at a high level.
- 3. Low level on any enabled port A interrupt pin.
- 4. Falling edge on any enabled port A interrupt pin with all enabled port A interrupt pins on the IRQ pin at a high level.

This interrupt is serviced by the interrupt service routine located at the address specified by the contents of \$1FFA and \$1FFB. The IRQ latch is automatically



GENERAL RELEASE SPECIFICATION

#### 4.4 Optional External Interrupts (PA0-PA7)

The IRQ interrupt can be triggered by the inputs on the PA0 thru PA7 port pins if enabled by individual mask options. With pullup enabled, each port A pin can activate the IRQ interrupt function and the interrupt operation will be the same as for inputs to the IRQ pin. Once enabled by mask option, each individual port A pin can be disabled as an interrupt source if its corresponding DDR bit is configured for output mode.

#### NOTE

The BIH and BIL instructions apply to the output of the logic OR function of the enabled PA0 thru PA7 interrupt pins and the IRQ pin. The BIH and BIL instructions to do not exclusively test the state of the IRQ pin.

#### NOTE

If enabled, the PA0 thru PA7 pins will cause an IRQ interrupt only if these individual pins are configured as inputs.

#### 4.5 Software Interrupt (SWI)

The SWI is an executable instruction and a non-maskable interrupt. It is executed regardless of the state of the I bit in the CCR. If the I bit is zero (interrupts enabled), SWI executes after interrupts which were pending when the SWI was fetched but before interrupts generated after the SWI was fetched. The interrupt service routine address is specified by the contents of memory locations \$1FFC and \$1FFD.



## SECTION 5 RESETS

The MCU can be reset three ways: by the initial power-on reset function, by an active low input to the RESET pin, and by a computer operating properly (COP) watchdog-timer timeout.

#### 5.1 Power-On Reset (POR)

An internal reset is generated on power-up to allow the internal clock generator to stabilize. The power-on reset is strictly for power turn-on conditions and should not be used to detect a drop in the power supply voltage.

There is a 4064 internal processor clock cycle (t<sub>cyc</sub>) oscillator stabilization delay after the oscillator becomes active. If the RESET pin is low at the end of this 4064-cycle delay, the MCU will remain in the reset condition until RESET goes high.

#### 5.2 RESET Pin


The MCU is reset when a logic zero is applied to the  $\overline{\text{RESET}}$  input for a period of one and one-half machine cycles ( $t_{\text{cvc}}$ ).

#### 5.3 Computer Operating Properly (COP) Reset

The MCU contains a watchdog timer that automatically times out if not reset



#### GENERAL RELEASE SPECIFICATION



#### NOTES:

- 1. Internal timing signal and bus information not available externally.
- 2. OSC1 line is not meant to represent frequency. It is only used to represent time.
- 3. The next rising edge of the internal processor clock following the rising edge of RESET initiates the reset sequence.

Figure 5-1. Power-On Reset and RESET



#### SECTION 6 LOW POWER MODES

The MC68HC05P4A is capable of running in a low-power mode in each of its configurations. The WAIT and STOP instructions provide two modes that reduce the power required for the MCU by stopping various internal clocks and/or the on-chip oscillator. The STOP and WAIT instructions are not normally used if the COP watchdog timer is enabled. The stop conversion mask option is used to modify the behavior of the STOP instruction from stop mode to halt mode. The flow of the stop, halt, and wait modes is shown in Figure 6-1.

#### 6.1 STOP Instruction

The STOP instruction can result in one of two modes of operation, depending on the stop conversion mask option. If the stop conversion is not chosen, the STOP instruction will behave like a normal STOP instruction in the MC68HC05 Family and place the MCU in the stop mode. If the stop conversion is chosen, the STOP instruction will behave like a WAIT instruction (with the exception of a variable delay at startup) and place the MCU in the halt mode.

#### 6.1.1 Stop Mode

Execution of the STOP instruction without conversion to halt places the MCU in its lowest power consumption mode. In the stop mode the internal oscillator is turned off, halting *all* internal processing, including the COP watchdog timer. Execution of the STOP instruction automatically clears the I bit in the condition code register



GENERAL RELEASE SPECIFICATION

#### 6.1.2 Halt Mode

Execution of the STOP instruction with the conversion to halt places the MCU in this low-power mode. Halt mode consumes the same amount of power as wait mode. (Both halt and wait modes consume more power than stop mode.)

In halt mode the PH2 clock is halted, suspending all processor and internal bus activity. Internal timer clocks remain active, permitting interrupts to be generated from the 16-bit timer or a reset to be generated from the COP watchdog timer. Execution of the STOP instruction automatically clears the I bit in the condition code register enabling the  $\overline{IRQ}$  external interrupt. All other registers, memory, and input/output lines remain in their previous states.

If the 16-bit timer interrupt is enabled, the processor will exit the halt mode and resume normal operation. The halt mode can also be exited when an IRQ external interrupt or external RESET occurs. When exiting the halt mode, the PH2 clock will resume after a delay of one to 4064 PH2 clock cycles. This varied delay time is the result of the halt mode exit circuitry testing the oscillator stabilization delay timer (a feature of the stop mode), which has been free-running (a feature of the wait mode).


#### NOTE

The halt mode is not intended for normal use. This feature is provided to keep the COP watchdog timer active in the event a STOP instruction is inadvertently executed.

#### 6.2 WAIT Instruction

The WAIT instruction places the MCU in a low-power mode, which consumes more power than the stop mode. In wait mode, the PH2 clock is halted,







GENERAL RELEASE SPECIFICATION



# SECTION 7 SIMPLE SERIAL INPUT/OUTPUT PORT

This device includes a simple synchronous serial I/O port. The SIOP is a three wire master/slave system including serial clock (SCK), serial data input (SDI), and serial data output (SDO). A mask programmable option determines whether the SIOP is MSB or LSB first.




Figure 7-1. SIOP Block Diagram

#### 7.1 Signal Format

The following paragraphs describe the SIOP signal format.



GENERAL RELEASE SPECIFICATION


In master mode, the format is identical except that the SCK pin is an output and the shift clock now originates internally. The master mode transmission frequency is fixed at E/4.

#### 7.1.2 Serial Data Out (SDO)

A mask programmable option will be included to allow data to be transmitted in either MSB first format or LSB first format. In either case, the state of the SDO pin always will reflect the value of the first bit received on the previous transmission if there was one. Prior to enabling the SIOP, PB5 can be initialized to determine the beginning state if necessary. While the SIOP is enabled, PB5 can not be used as a standard output since that pin is coupled to the last stage of the serial shift register. On the first falling edge of SCK, the first data bit to be shifted out is presented to the output pin.

#### 7.1.3 Serial Data In (SDI)

The SDI pin becomes an input as soon as the SIOP is enabled. New data may be presented to the SDI pin on the falling edge of SCK. Valid data must be present at least 100 ns before the rising edge of the clock and remain valid for 100 ns after the edge.



Semiconductor, Inc

# 7.2

The following paragraphs describe the SIOP registers.

### 7.2.1 SIOP Control Register (SCR)

**SIOP Registers** 

This register is located at address \$000A and contains two bits.




Figure 7-3. SIOP Control Register

#### SPE — Serial Peripheral Enable

When set, this bit enables the serial I/O port and initializes the port B DDR such that PB5 (SDO) is output, PB6 (SDI) is input and PB7 (SCK) is input (slave mode only). The port B DDR can be altered subsequently as the application requires and the port B data register (except for PB5) can be manipulated as usual. However, these actions could affect the transmitted or received data. When SPE is cleared, port B reverts to standard parallel I/O without affecting the port B data register or DDR. SPE is readable and writable any time but clearing SPE while a transmission is in progress will abort the transmission, reset the bit counter, and return port B to its normal I/O function. Reset clears this bit.

#### MSTR — Master Mode

When set, this bit configures the SIOP for master mode. This means that the transmission is initiated by a write to the data register and the SCK pin becomes an output providing a synchronous data clock at a fixed rate of E (bus clock) divided by four. While the device is in master mode, the SDO and SDI



GENERAL RELEASE SPECIFICATION

#### 7.2.2 SIOP Status Register (SSR)

This register is located at address \$000B and contains only two bits.




Figure 7-4. SIOP Status Register

#### SPIF — Serial Peripheral Interface Flag

This bit is set upon occurrence of the last rising clock edge and indicates that a data transfer has taken place. It has no effect on any further transmissions and can be ignored without problem. SPIF is cleared by reading the SSR with SPIF set followed by a read or write of the serial data register. If it is cleared before the last edge of the next byte, it will be set again. Reset clears this bit.

#### DCOL — Data Collision

This is a read-only status bit which indicates that an invalid access to the data register has been made. This can occur any time after the first falling edge of SCK and before SPIF is set. A read or write of the data register during this time will result in invalid data being transmitted or received.

DCOL is cleared by reading the status register with SPIF set followed by a read or write of the data register. If the last part of the clearing sequence is done after another transmission has been started, DCOL will be set again. If the DCOL bit is set and the SPIF is not set, clearing the DCOL requires turning the SIOP off then turning it back on. Reset also clears this bit.

This register is located at address \$000C and is both the transmit and receive data register. This system is not double buffered and any write to this register will destroy the previous contents. The SDR can be read at any time, but if a transmission is in progress the results may be ambiguous. Writes to the SDR while a transmission is in progress can cause invalid data to be transmitted and/or received. This register can be read and written only when the SIOP is enabled (SPE=1).




Figure 7-5. SIOP Data Register



GENERAL RELEASE SPECIFICATION



GENERAL RELEASE SPECIFICATION

# SECTION 8 TIMER

The timer consists of a 16-bit, software-programmable counter driven by a fixed divide-by-four prescaler. This timer can be used for many purposes, including input waveform measurements while simultaneously generating an output waveform. Pulse widths can vary from several microseconds to many seconds. Refer to Figure 8-1 for a timer block diagram.

Each specific functional segment (capability) is represented by two registers. These registers contain the high and low byte of that functional segment. Generally, accessing the low byte of a specific timer function allows full control of that function; however, an access of the high byte inhibits that specific timer function until the low byte also is accessed.

#### NOTE

The I bit in the CCR should be set while manipulating both the high and low byte register of a specific timer function to ensure that an interrupt does not occur.



GENERAL RELEASE SPECIFICATION




Figure 8-1. Timer Block Diagram

#### 8.1 Counter

The key element in the programmable timer is a 16-bit, free-running counter or counter register, preceded by a prescaler that divides the internal processor clock by four. The prescaler gives the timer a resolution of 2.0 microseconds if the internal bus clock is 2.0 MHz. The counter is incremented during the low portion of the internal bus clock. Software can read the counter at any time without affecting its value.

The double-byte, free-running counter can be read from either of two locations, \$18-\$19 (counter register) or \$1A-\$1B (counter alternate register). A read from only the least significant byte (LSB) of the free-running counter (\$19, \$1B) receives the count value at the time of the read. If a read of the free-running counter or counter alternate register first addresses the most significant byte (MSB) (\$18, \$1A), the LSB (\$19, \$1B) is transferred to a buffer. This buffer value remains fixed after the first MSB read, even if the user reads the MSB several



GENERAL RELEASE SPECIFICATION

times. This buffer is accessed when reading the free-running counter or counter alternate register LSB (\$19 or \$1B) and, thus, completes a read sequence of the total counter value. In reading either the free-running counter or counter alternate register, if the MSB is read, the LSB also must be read to complete the sequence.

The counter alternate register differs from the counter register in one respect: Aread of the counter register MSB can clear the timer overflow flag (TOF). Therefore, the counter alternate register can be read at any time without the possibility of missing timer overflow interrupts due to clearing of the TOF.

The free-running counter is configured to \$FFFC during reset and is always a read-only register. During a power-on reset, the counter is also preset to \$FFFC and begins running after the oscillator start-up delay. Because the free-running counter is 16 bits preceded by a fixed divided-by-four prescaler, the value in the free-running counter repeats every 262,144 internal bus clock cycles. When the counter rolls over from \$FFFF to \$0000, the TOF bit is set. An interrupt can also be enabled when counter rollover occurs by setting its interrupt enable bit (TOIE).

#### 8.2 Output Compare Register

The 16-bit output compare register is made up of two 8-bit registers at locations \$16 (MSB) and \$17 (LSB). The output compare register is used for several purposes, such as indicating when a period of time has elapsed. All bits are readable and writable and are not altered by the timer hardware or reset. If the compare function is not needed, the two bytes of the output compare register can be used as storage locations.

The output compare register contents are compared with the contents of the freerunning counter continually, and if a match is found, the corresponding output compare flag (OCF) bit is set and the corresponding output level (OLVL) bit is clocked to an output level register. The output compare register values and the output level bit should be changed after each successful comparison to establish a new elapsed timeout. An interrupt can also accompany a successful output compare provided the corresponding interrupt enable bit (OCIE) is set.

After a processor write cycle to the output compare register containing the MSB (\$16), the output compare function is inhibited until the LSB (\$17) is also written. The user must write both bytes (locations) if the MSB is written first. A write made only to the LSB (\$17) will not inhibit the compare function. The free-running counter is updated every four internal bus clock cycles. The minimum time required to update the output compare register is a function of the program rather than the internal hardware.

The processor can write to either byte of the output compare register without affecting the other byte. The output level (OLVL) bit is clocked to the output level register regardless of whether the output compare flag (OCF) is set or clear.



GENERAL RELEASE SPECIFICATION

#### 8.3 Input Capture Register

Two 8-bit registers, which make up the 16-bit input capture register, are read-only and are used to latch the value of the free-running counter after the corresponding input capture edge detector senses a defined transition. The level transition which triggers the counter transfer is defined by the corresponding input edge bit (IEDG). Reset does not affect the contents of the input capture register.

The result obtained by an input capture will be one more than the value of the free-running counter on the rising edge of the internal bus clock preceding the external transition. This delay is required for internal synchronization. Resolution is one count of the free-running counter, which is four internal bus clock cycles.

The free-running counter contents are transferred to the input capture register on each proper signal transition regardless of whether the input capture flag (ICF) is set or clear. The input capture register always contains the free-running counter value that corresponds to the most recent input capture.

After a read of the input capture register (\$14) MSB, the counter transfer is inhibited until the LSB (\$15) is also read. This characteristic causes the time used in the input capture software routine and its interaction with the main program to determine the minimum pulse period.

A read of the input capture register LSB (\$15) does not inhibit the free-running counter transfer since they occur on opposite edges of the internal bus clock.

The TCR is a read/write register containing five control bits. Three bits control interrupts associated with the timer status register flags ICF, OCF, and TOF.




Figure 8-2. Timer Control Register

ICIE — Input Capture Interrupt Enable

1 = Interrupt enabled

0 = Interrupt disabled

OCIE — Output Compare Interrupt Enable

1 = Interrupt enabled

0 = Interrupt disabled

TOIE — Timer Overflow Interrupt Enable

1 = Interrupt enabled

0 = Interrupt disabled

IEDG — Input Edge

Value of input edge determines which level transition on TCAP pin will trigger free-running counter transfer to the input capture register

1 = Positive edge

0 = Negative edge

Reset does not affect the IEDG bit (U=unaffected).

OLVL — Output Level

Value of output level is clocked into output level register by the next successful output compare and will appear on the TCMP pin

1 = High output

0 = Low output

Bits 2, 3, and 4 — Not used

Always read zero



GENERAL RELEASE SPECIFICATION

#### 8.5 Timer Status Register (TSR) \$13

The TSR is a read-only register containing three status flag bits.

\$13	ICF	OCF	TOF	0	0	0	0	0
RESET:	U	U	U	0	0	0	0	0

Figure 8-3. Timer Status Register

ICF — Input Capture Flag

- 1 = Flag set when selected polarity edge is sensed by input capture edge detector
- 0 = Flag cleared when TSR and input capture low register (\$15) are accessed

OCF — Output Compare Flag

- 1 = Flag set when output compare register contents match the freerunning counter contents
- 0 = Flag cleared when TSR and output compare low register (\$17) are accessed

TOF — Timer Overflow Flag

- 1 = Flag set when free-running counter transition from \$FFFF to \$0000 occurs
- 0 = Flag cleared when TSR and counter low register (\$19) are accessed

Bits 0-4 — Not used Always read zero

Accessing the timer status register satisfies the first condition required to clear status bits. The remaining step is to access the register corresponding to the status bit.

A problem can occur when using the timer overflow function and reading the freerunning counter at random times to measure an elapsed time. Without incorporating the proper precautions into software, the timer overflow flag could unintentionally be cleared if:

- 1. The timer status register is read or written when TOF is set, and
- 2. The LSB of the free-running counter is read but not for the purpose of servicing the flag.

The counter alternate register at address \$1A and \$1B contains the same value as the free-running counter (at address \$18 and \$19); therefore, this alternate register can be read at any time without affecting the timer overflow flag in the timer status register.

TIMER MC68HC05P4A Rev. 2.0

GENERAL RELEASE SPECIFICATION

#### 8.6 Timer During Wait or Halt Mode

The CPU clock halts during the wait or halt mode, but the timer remains active. If interrupts are enabled, a timer interrupt will cause the processor to exit the wait mode.

#### 8.7 Timer During Stop Mode

In the stop mode, the timer stops counting and holds the last count value if stop is exited by an interrupt. If RESET is used, the counter is forced to \$FFFC. During stop, if at least one valid input capture edge occurs at the TCAP pin, the input capture detect circuit is armed. This does not set any timer flags wake up the MCU, but when the MCU does wake up, there is an active input capture flag and data from the first valid edge that occurred during the stop mode. If RESET is used to exit stop mode, then no input capture flag or data remains, even if a valid input capture edge occurred.



GENERAL RELEASE SPECIFICATION

**TIMER** 



# SECTION 9 COMPUTER OPERATING PROPERLY (COP)

This device includes a watchdog COP feature as a mask option. The COP is implemented with an 18-bit ripple counter. This provides a timeout period of 64 milliseconds at a bus rate of 2 MHz. If the COP should timeout, a system reset will occur and the device will be re-initialized in the same fashion as a power-on reset (POR) or external reset.

#### 9.1 Resetting The COP

Preventing a COP reset is done by writing a zero to the COPR bit. This action will reset the counter and begin the timeout period again. The COPR bit is bit 0 of address \$1FF0. A read of address \$1FF0 will access the user-defined ROM data at that location.

#### 9.2 COP During Wait or Halt Mode

The COP will continue to operate normally during wait or halt mode. The software should pull the device out of wait or halt mode periodically and reset the COP by writing a logic zero to the COPR bit to prevent a COP reset.

#### 9.3 COP During Stop Mode

Stop mode disables the oscillator circuit and thereby turns the clock off for the entire device. The COP counter will be reset when stop mode is entered. If a reset is used to exit stop mode, the COP counter will be reset after the 4064 cycles of delay after stop mode. If an IRQ is used to exit stop mode, the COP counter will not be reset after the 4064-cycle delay and will have that many cycles already counted when control is returned to the program.

#### NOTE

The halt mode is not intended for normal use. This feature is provided to keep the COP watchdog timer active in the event a STOP instruction is inadvertently executed.



GENERAL RELEASE SPECIFICATION



# SECTION 10 SELF-CHECK MODE

The self-check program resides at mask ROM locations \$1F00 to \$1FEF. This program is designed to check the part's functionality with a minimum of support hardware. The COP subsystem is disabled in the self-check mode so that routines that feed the COP do not exist in the self-check program.

The self-check mode is entered on the rising edge of  $\overline{RESET}$  if the  $\overline{IRQ}$  pin is driven to double the supply voltage and the TCAP/PD7 pin is at logic one.  $\overline{RESET}$  must be held low for 4064 cycles after POR or for a time  $t_{RL}$  for any other reset. After reset, the I/O, RAM, ROM, timer, SIOP and Interrupts are tested. Self-check results (using LED's as monitors) are shown in Table 10-1. It is not recommended that the user code use any of the self-check code. The self-check code is subject to change at any time to improve testability or manufacturability.

Table 10-1. Self-Check Results

PC2	PC1	PC0	REMARKS
0	0	1	Bad I/O
0	1	0	Bad RAM
0	1	1	Bad Timer
1	0	0	Bad ROM
1	0	1	Bad Serial
1	1	0	Bad Interrupt
	Flashing		Good Device
	All Others		Bad Device

0 indicates LED is on; 1 indicates LED is off.



GENERAL RELEASE SPECIFICATION




Figure 10-1. Self-Check Circuit

# SECTION 11 INSTRUCTION SET

This section describes the M68HC05P4A addressing modes and instruction types.

#### 11.1 Addressing Modes

The CPU uses eight addressing modes for flexibility in accessing data. The addressing modes define the manner in which the CPU finds the data required to execute an instruction. The eight addressing modes are the following:

- Inherent
- Immediate
- Direct
- Extended
- Indexed, no offset
- Indexed, 8-bit offset
- Indexed, 16-bit offset
- Relative

#### 11.1.1 Inherent

Inherent instructions are those that have no operand, such as return from interrupt (RTI) and stop (STOP). Some of the inherent instructions act on data in the CPU registers, such as set carry flag (SEC) and increment accumulator (INCA). Inherent instructions require no memory address and are one byte long.



GENERAL RELEASE SPECIFICATION

#### 11.1.2 Immediate

Immediate instructions are those that contain a value to be used in an operation with the value in the accumulator or index register. Immediate instructions require no memory address and are two bytes long. The opcode is the first byte, and the immediate data value is the second byte.

#### 11.1.3 Direct

Direct instructions can access any of the first 256 memory addresses with two bytes. The first byte is the opcode, and the second is the low byte of the operand address. In direct addressing, the CPU automatically uses \$00 as the high byte of the operand address. BRSET and BRCLR are three-byte instructions that use direct addressing to access the operand and relative addressing to specify a branch destination.

#### 11.1.4 Extended

Extended instructions use only three bytes to access any address in memory. The first byte is the opcode; the second and third bytes are the high and low bytes of the operand address.

When using the Motorola assembler, the programmer does not need to specify whether an instruction is direct or extended. The assembler automatically selects the shortest form of the instruction.

#### 11.1.5 Indexed, No Offset

Indexed instructions with no offset are one-byte instructions that can access data with variable addresses within the first 256 memory locations. The index register contains the low byte of the conditional address of the operand. The CPU automatically uses \$00 as the high byte, so these instructions can address locations \$0000–\$00FF.

Indexed, no offset instructions are often used to move a pointer through a table or to hold the address of a frequently used RAM or I/O location.

#### 11.1.6 Indexed, 8-Bit Offset

Indexed, 8-bit offset instructions are two-byte instructions that can access data with variable addresses within the first 511 memory locations. The CPU adds the unsigned byte in the index register to the unsigned byte following the opcode. The sum is the conditional address of the operand. These instructions can access locations \$0000–\$01FE.

MC68HC05P4A

Rev. 2.0



GENERAL RELEASE SPECIFICATION

Indexed 8-bit offset instructions are useful for selecting the kth element in an n-element table. The table can begin anywhere within the first 256 memory locations and could extend as far as location 510 (\$01FE). The k value is typically in the index register, and the address of the beginning of the table is in the byte following the opcode.

#### 11.1.7 Indexed, 16-Bit Offset

Indexed, 16-bit offset instructions are three-byte instructions that can access data with variable addresses at any location in memory. The CPU adds the unsigned byte in the index register to the two unsigned bytes following the opcode. The sum is the conditional address of the operand. The first byte after the opcode is the high byte of the 16-bit offset; the second byte is the low byte of the offset. These instructions can address any location in memory.

Indexed, 16-bit offset instructions are useful for selecting the kth element in an n-element table anywhere in memory.

As with direct and extended addressing the Motorola assembler determines the shortest form of indexed addressing.

#### 11.1.8 Relative

Relative addressing is only for branch instructions. If the branch condition is true, the CPU finds the conditional branch destination by adding the signed byte following the opcode to the contents of the program counter. If the branch condition is not true, the CPU goes to the next instruction. The offset is a signed, two's complement byte that gives a branching range of –128 to +127 bytes from the address of the next location after the branch instruction.

When using the Motorola assembler, the programmer does not need to calculate the offset, because the assembler determines the proper offset and verifies that it is within the span of the branch.



GENERAL RELEASE SPECIFICATION

#### 11.2 Instruction Types

The MCU instructions fall into the following five categories:

- Register/Memory Instructions
- Read-Modify-Write Instructions
- Jump/Branch Instructions
- Bit Manipulation Instructions
- Control Instructions

#### 11.2.1 Register/Memory Instructions

Most of these instructions use two operands. One operand is in either the accumulator or the index register. The CPU finds the other operand in memory. Table 11-1 lists the register/memory instructions.

**Table 11-1. Register/Memory Instructions** 

Instruction	Mnemonic
Add Memory Byte and Carry Bit to Accumulator	ADC
Add Memory Byte to Accumulator	ADD
AND Memory Byte with Accumulator	AND
Bit Test Accumulator	BIT
Compare Accumulator	CMP
Compare Index Register with Memory Byte	CPX
EXCLUSIVE OR Accumulator with Memory Byte	EOR
Load Accumulator with Memory Byte	LDA
Load Index Register with Memory Byte	LDX
Multiply	MUL
OR Accumulator with Memory Byte	ORA
Subtract Memory Byte and Carry Bit from Accumulator	SBC
Store Accumulator in Memory	STA
Store Index Register in Memory	STX
Subtract Memory Byte from Accumulator	SUB



#### GENERAL RELEASE SPECIFICATION

#### 11.2.2 Read-Modify-Write Instructions

These instructions read a memory location or a register, modify its contents, and write the modified value back to the memory location or to the register. The test for negative or zero instruction (TST) is an exception to the read-modify-write sequence because it does not write a replacement value. Table 11-2 lists the read-modify-write instructions.

Table 11-2. Read-Modify-Write Instructions

Instruction	Mnemonic
Arithmetic Shift Left	ASL
Arithmetic Shift Right	ASR
Clear Bit in Memory	BCLR
Set Bit in Memory	BSET
Clear	CLR
Complement (One's Complement)	СОМ
Decrement	DEC
Increment	INC
Logical Shift Left	LSL
Logical Shift Right	LSR
Negate (Two's Complement)	NEG
Rotate Left through Carry Bit	ROL
Rotate Right through Carry Bit	ROR
Test for Negative or Zero	TST

#### 11.2.3 Jump/Branch Instructions

Jump instructions allow the CPU to interrupt the normal sequence of the program counter. The unconditional jump instruction (JMP) and the jump to subroutine instruction (JSR) have no register operand. Branch instructions allow the CPU to interrupt the normal sequence of the program counter when a test condition is met. If the test condition is not met, the branch is not performed. All branch instructions use relative addressing.

Bit test and branch instructions cause a branch based on the state of any readable bit in the first 256 memory locations. These three-byte instructions use a combination of direct addressing and relative addressing. The direct address of the byte to be tested is in the byte following the opcode. The third byte is the signed offset byte. The CPU finds the conditional branch destination by adding



GENERAL RELEASE SPECIFICATION

the third byte to the program counter if the specified bit tests true. The bit to be tested and its condition (set or clear) is part of the opcode. The span of branching is from -128 to +127 from the address of the next location after the branch instruction. The CPU also transfers the tested bit to the carry/borrow bit of the condition code register. Table 11-3 lists the jump and branch instructions.

**Table 11-3. Jump and Branch Instructions** 

Instruction	Mnemonic
Branch if Carry Bit Clear	BCC
Branch if Carry Bit Set	BCS
Branch if Equal	BEQ
Branch if Half-Carry Bit Clear	внсс
Branch if Half-Carry Bit Set	BHCS
Branch if Higher	ВНІ
Branch if Higher or Same	BHS
Branch if IRQ Pin High	BIH
Branch if IRQ Pin Low	BIL
Branch if Lower	BLO
Branch if Lower or Same	BLS
Branch if Interrupt Mask Clear	ВМС
Branch if Minus	ВМІ
Branch if Interrupt Mask Set	BMS
Branch if Not Equal	BNE
Branch if Plus	BPL
Branch Always	BRA
Branch if Bit Clear	BRCLR
Branch Never	BRN
Branch if Bit Set	BRSET
Branch to Subroutine	BSR
Unconditional Jump	JMP
Jump to Subroutine	JSR

GENERAL RELEASE SPECIFICATION

#### 11.2.4 Bit Manipulation Instructions

The CPU can set or clear any writable bit in the first 256 bytes of memory. Port registers, port data direction registers, timer registers, and on-chip RAM locations are in the first 256 bytes of memory. The CPU can also test and branch based on the state of any bit in any of the first 256 memory locations. Bit manipulation instructions use direct addressing. Table 11-4 lists these instructions.

**Table 11-4. Bit Manipulation Instructions** 

Instruction	Mnemonic
Clear Bit	BCLR
Branch if Bit Clear	BRCLR
Branch if Bit Set	BRSET
Set Bit	BSET

#### 11.2.5 Control Instructions

These register reference instructions control CPU operation during program execution. Control instructions, listed in Table 11-5, use inherent addressing.

Table 11-5. Control Instructions

Instruction	Mnemonic
Clear Carry Bit	CLC
Clear Interrupt Mask	CLI
No Operation	NOP
Reset Stack Pointer	RSP
Return from Interrupt	RTI
Return from Subroutine	RTS
Set Carry Bit	SEC
Set Interrupt Mask	SEI
Stop Oscillator and Enable IRQ Pin	STOP
Software Interrupt	SWI
Transfer Accumulator to Index Register	TAX
Transfer Index Register to Accumulator	TXA
Stop CPU Clock and Enable Interrupts	WAIT

# 11.3 Instruction Set Summary

Table 11-6 is an alphabetical list of all M68HC05 instructions and shows the effect of each instruction on the condition code register.

**Table 11-6. Instruction Set Summary** 

Source Form	Operation	Description			ect		1	Address Mode	Opcode	Operand	Cycles
Form		·	Н	I	N	Z	С	Add	g	do	ි
ADC #opr ADC opr ADC opr ADC opr,X ADC opr,X ADC ,X	Add with Carry	$A \leftarrow (A) + (M) + (C)$	<b>‡</b>	_	<b>‡</b>	<b>‡</b>	<b>‡</b>	IMM DIR EXT IX2 IX1 IX	A9 B9 C9 D9 E9 F9	ii dd hh II ee ff ff	2 3 4 5 4 3
ADD #opr ADD opr ADD opr ADD opr,X ADD opr,X ADD ,X	Add without Carry	$A \leftarrow (A) + (M)$	<b>\$</b>	_	<b>‡</b>	<b>‡</b>	<b>‡</b>	IMM DIR EXT IX2 IX1 IX	AB BB CB DB EB FB	hh II	2 3 4 5 4 3
AND #opr AND opr AND opr AND opr,X AND opr,X AND ,X	Logical AND	$A \leftarrow (A) \land (M)$	_	_	<b>‡</b>	<b>1</b>	_	IMM DIR EXT IX2 IX1 IX	A4 B4 C4 D4 E4 F4	ii dd hh II ee ff ff	2 3 4 5 4 3
ASL <i>opr</i> ASLA ASLX ASL <i>opr</i> ,X ASL ,X	Arithmetic Shift Left (Same as LSL)	© - 0 b0		_	<b>‡</b>	<b>1</b>	<b>‡</b>	DIR INH INH IX1 IX	38 48 58 68 78	dd ff	5 3 6 5
ASR <i>opr</i> ASRA ASRX ASR <i>opr</i> ,X ASR ,X	Arithmetic Shift Right	b7 b0	_		<b>‡</b>	<b>‡</b>	<b>‡</b>	DIR INH INH IX1 IX	37 47 57 67 77	dd ff	5 3 6 5
BCC rel	Branch if Carry Bit Clear	$PC \leftarrow (PC) + 2 + rel? C = 0$	_	_		_	_	REL	24	rr	3
BCLR <i>n opr</i>	Clear Bit n	Mn ← 0	_				_	DIR (b0) DIR (b1) DIR (b2) DIR (b3) DIR (b4) DIR (b5) DIR (b6) DIR (b7)	13 15 17 19 1B 1D	dd dd dd dd dd dd dd	5 5 5 5 5 5 5 5
BCS rel	Branch if Carry Bit Set (Same as BLO)	PC ← (PC) + 2 + <i>rel</i> ? C = 1	<u> </u>	_	_	_	_	REL	25	rr	3
BEQ rel	Branch if Equal	PC ← (PC) + 2 + rel? Z = 1		_	_	_	_	REL	27	rr	3



GENERAL RELEASE SPECIFICATION

# **Table 11-6. Instruction Set Summary (Continued)**

Source	_					or	1	ess	ge	and	es
Form	Operation	Description	Н	_	CC N	Z	С	Address Mode	Opcode	Operand	Cycles
BHCC rel	Branch if Half-Carry Bit Clear	PC ← (PC) + 2 + <i>rel</i> ? H = 0	-  -	-  -	_	<u> </u>	_	REL	28	rr	3
BHCS rel	Branch if Half-Carry Bit Set	PC ← (PC) + 2 + rel ? H = 1	_	_	_	_	_	REL	29	rr	3
BHI rel	Branch if Higher	$PC \leftarrow (PC) + 2 + rel? C \lor Z = 0$	_	_	_	_	_	REL	22	rr	3
BHS rel	Branch if Higher or Same	PC ← (PC) + 2 + rel ? C = 0	_	_	_	_	_	REL	24	rr	3
BIH rel	Branch if IRQ Pin High	PC ← (PC) + 2 + <i>rel</i> ? IRQ = 1	_	_	_	_	-	REL	2F	rr	3
BIL rel	Branch if IRQ Pin Low	$PC \leftarrow (PC) + 2 + rel ? \overline{IRQ} = 0$		_	_		_	REL	2E	rr	3
BIT #opr BIT opr BIT opr,X BIT opr,X BIT,X	Bit Test Accumulator with Memory Byte	(A) ∧ (M)			<b>‡</b>	<b>‡</b>	_	IMM DIR EXT IX2 IX1 IX	A5 B5 C5 D5 E5 F5	ii dd hh II ee ff ff p	2 3 4 5 4 3
BLO rel	Branch if Lower (Same as BCS)	PC ← (PC) + 2 + rel ? C = 1		_	_		_	REL	25	rr	3
BLS rel	Branch if Lower or Same	$PC \leftarrow (PC) + 2 + rel? C \lor Z = 1$	_	_	_		_	REL	23	rr	3
BMC rel	Branch if Interrupt Mask Clear	PC ← (PC) + 2 + rel ? I = 0		_	_		_	REL	2C	rr	3
BMI rel	Branch if Minus	PC ← (PC) + 2 + <i>rel</i> ? N = 1	_	_	_	_	_	REL	2B	rr	3
BMS rel	Branch if Interrupt Mask Set	PC ← (PC) + 2 + <i>rel</i> ? I = 1		_	_		_	REL	2D	rr	3
BNE rel	Branch if Not Equal	$PC \leftarrow (PC) + 2 + rel? Z = 0$	_	_	_	_	_	REL	26	rr	3
BPL rel	Branch if Plus	$PC \leftarrow (PC) + 2 + rel? N = 0$	_	_	_	_	_	REL	2A	rr	3
BRA rel	Branch Always	PC ← (PC) + 2 + <i>rel</i> ? 1 = 1	_	_	_	_	_	REL	20	rr	3
BRCLR n opr rel	Branch if bit n clear	PC ← (PC) + 2 + <i>rel</i> ? Mn = 0			_		<b>‡</b>	DIR (b0) DIR (b1) DIR (b2) DIR (b3) DIR (b4) DIR (b5) DIR (b6) DIR (b7)	03 05 07 09 0B 0D	dd rr dd rr dd rr dd rr dd rr dd rr	5 5 5 5 5 5 5 5
BRSET n opr rel	Branch if Bit n Set  Branch Never	$PC \leftarrow (PC) + 2 + rel? Mn = 1$ $PC \leftarrow (PC) + 2 + rel? 1 = 0$			_		<b>‡</b>	DIR (b0) DIR (b1) DIR (b2) DIR (b3) DIR (b4) DIR (b5) DIR (b6) DIR (b7) REL	02 04 06 08 0A 0C	dd rr dd rr dd rr dd rr dd rr dd rr	5 5 5 5 5 5 5 5

**Table 11-6. Instruction Set Summary (Continued)** 

Source	Operation	Description	I		ect	or	1	Address Mode	Opcode	Operand	Cycles
Form	•	•	Н	I	N	Z	С	Adc	ď	obe	ြင်
BSET n opr	Set Bit n	Mn ← 1	_					DIR (b0) DIR (b1) DIR (b2) DIR (b3) DIR (b4) DIR (b5) DIR (b6) DIR (b7)	14 16 18 1A 1C	dd dd dd dd dd dd dd	5 5 5 5 5 5 5 5
BSR rel	Branch to Subroutine	$\begin{array}{c} PC \leftarrow (PC) + 2;  push  (PCL) \\ SP \leftarrow (SP) - 1;  push  (PCH) \\ SP \leftarrow (SP) - 1 \\ PC \leftarrow (PC) + \mathit{rel} \end{array}$	_					REL	AD	rr	6
CLC	Clear Carry Bit	C ← 0	-	_	_	_	0	INH	98		2
CLI	Clear Interrupt Mask	I ← 0	-	0	_	_	_	INH	9A		2
CLR opr CLRA CLRX CLR opr,X CLR ,X	Clear Byte	$\begin{array}{l} M \leftarrow \$00 \\ A \leftarrow \$00 \\ X \leftarrow \$00 \\ M \leftarrow \$00 \\ M \leftarrow \$00 \end{array}$	_	_	0	1	_	DIR INH INH IX1 IX	3F 4F 5F 6F 7F	dd ff	5 3 3 6 5
CMP #opr CMP opr CMP opr,X CMP opr,X CMP opr,X	Compare Accumulator with Memory Byte	(A) – (M)	_		<b>‡</b>	<b>‡</b>	<b>‡</b>	IMM DIR EXT IX2 IX1 IX	A1 B1 C1 D1 E1	ii dd hh II ee ff ff	2 3 4 5 4 3
COM opr COMA COMX COM opr,X COM ,X	Complement Byte (One's Complement)	$\begin{array}{l} M \leftarrow (\overline{M}) = \$FF - (M) \\ A \leftarrow (\overline{A}) = \$FF - (M) \\ X \leftarrow (\overline{X}) = \$FF - (M) \\ M \leftarrow (\overline{M}) = \$FF - (M) \\ M \leftarrow (\overline{M}) = \$FF - (M) \end{array}$	_	_	<b>‡</b>	<b>‡</b>	1	DIR INH INH IX1 IX	33 43 53 63 73	dd ff	5 3 3 6 5
CPX #opr CPX opr CPX opr CPX opr,X CPX opr,X CPX,X	Compare Index Register with Memory Byte	(X) – (M)	_		<b>‡</b>	<b>‡</b>	1	IMM DIR EXT IX2 IX1	A3 B3 C3 D3 E3 F3	hh II	2 3 4 5 4 3
DEC opr DECA DECX DEC opr,X DEC ,X	Decrement Byte	$\begin{aligned} \mathbf{M} &\leftarrow (\mathbf{M}) - 1 \\ \mathbf{A} &\leftarrow (\mathbf{A}) - 1 \\ \mathbf{X} &\leftarrow (\mathbf{X}) - 1 \\ \mathbf{M} &\leftarrow (\mathbf{M}) - 1 \\ \mathbf{M} &\leftarrow (\mathbf{M}) - 1 \end{aligned}$			<b>\$</b>	<b>‡</b>	_	DIR INH INH IX1 IX	3A 4A 5A 6A 7A	dd ff	5 3 3 6 5
EOR #opr EOR opr EOR opr EOR opr,X EOR opr,X EOR,X	EXCLUSIVE OR Accumulator with Memory Byte	$A \leftarrow (A) \oplus (M)$	_		<b>‡</b>	<b>‡</b>	_	IMM DIR EXT IX2 IX1 IX	A8 B8 C8 D8 E8 F8	hh II ee ff ff	2 3 4 5 4 3



GENERAL RELEASE SPECIFICATION

**Table 11-6. Instruction Set Summary (Continued)** 

Source	Operation	Description			ect		1	Address Mode	Opcode	Operand	Cycles
Form			Н	I	N	Z	С	Add Mc	o	Ope	ػٙ
INC opr INCA INCX INC opr,X INC ,X	Increment Byte	$\begin{aligned} M &\leftarrow (M) + 1 \\ A &\leftarrow (A) + 1 \\ X &\leftarrow (X) + 1 \\ M &\leftarrow (M) + 1 \\ M &\leftarrow (M) + 1 \end{aligned}$	_	_	<b>‡</b>	<b>‡</b>	_	DIR INH INH IX1 IX	3C 4C 5C 6C 7C	dd ff	5 3 3 6 5
JMP opr JMP opr JMP opr,X JMP opr,X JMP ,X	Unconditional Jump	PC ← Jump Address	_		_	_	_	DIR EXT IX2 IX1 IX	BC C D C EC FC	dd hh II ee ff ff	2 3 4 3 2
JSR opr JSR opr JSR opr,X JSR opr,X JSR ,X	Jump to Subroutine	PC $\leftarrow$ (PC) + n (n = 1, 2, or 3) Push (PCL); SP $\leftarrow$ (SP) – 1 Push (PCH); SP $\leftarrow$ (SP) – 1 PC $\leftarrow$ Conditional Address	_		_		_	DIR EXT IX2 IX1 IX	BD C D D ED FD	dd hh II ee ff ff	5 6 7 6 5
LDA #opr LDA opr LDA opr, LDA opr,X LDA opr,X LDA ,X	Load Accumulator with Memory Byte	$A \leftarrow (M)$	_	_	<b>‡</b>	<b>‡</b>	_	IMM DIR EXT IX2 IX1 IX	A6 B6 C6 D6 E6 F6	ii dd hh II ee ff ff	2 3 4 5 4 3
LDX #opr LDX opr LDX opr LDX opr,X LDX opr,X LDX ,X	Load Index Register with Memory Byte	$X \leftarrow (M)$	_		<b>‡</b>	<b>‡</b>		IMM DIR EXT IX2 IX1 IX	AE BE CE DE EE FE	ii dd hh II ee ff ff	2 3 4 5 4 3
LSL opr LSLA LSLX LSL opr,X LSL ,X	Logical Shift Left (Same as ASL)	D 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0	_	_	<b>‡</b>	<b>‡</b>	<b>‡</b>	DIR INH INH IX1 IX	38 48 58 68 78	dd ff	5 3 6 5
LSR opr LSRA LSRX LSR opr,X LSR ,X	Logical Shift Right	0 - C b7 b0	_		0	<b>‡</b>	<b>‡</b>	DIR INH INH IX1 IX	34 44 54 64 74	dd ff	5 3 6 5
MUL	Unsigned Multiply	$X : A \leftarrow (X) \times (A)$	0	_			0	INH	42		11
NEG opr NEGA NEGX NEG opr,X NEG ,X	Negate Byte (Two's Complement)	$\begin{aligned} M &\leftarrow -(M) = \$00 - (M) \\ A &\leftarrow -(A) = \$00 - (A) \\ X &\leftarrow -(X) = \$00 - (X) \\ M &\leftarrow -(M) = \$00 - (M) \\ M &\leftarrow -(M) = \$00 - (M) \end{aligned}$			<b>‡</b>	<b>‡</b>	<b>‡</b>	DIR INH INH IX1 IX	30 40 50 60 70	ii ff	5 3 6 5
NOP	No Operation		-	_	-	-	-	INH	9D		2



GENERAL RELEASE SPECIFICATION

**Table 11-6. Instruction Set Summary (Continued)** 

Source	Operation	Description	I		ect	: oı R	1	Address Mode	Opcode	Operand	Cycles
Form	Operation	Boomplion	Н	I	N	Z	С	Add	odo	Ope	င်
ORA #opr ORA opr ORA opr, ORA opr,X ORA opr,X	Logical OR Accumulator with Memory	$A \leftarrow (A) \vee (M)$	_		<b>‡</b>	<b>‡</b>	_	IMM DIR EXT IX2 IX1 IX	AA BA CA DA EA FA	ii dd hh II ee ff ff	2 3 4 5 4 3
ROL opr ROLA ROLX ROL opr,X ROL ,X	Rotate Byte Left through Carry Bit	b7 b0	_	_	<b>1</b>	<b>‡</b>	×	DIR INH INH IX1 IX	39 49 59 69 79	dd ff	5 3 6 5
ROR opr RORA RORX ROR opr,X ROR ,X	Rotate Byte Right through Carry Bit	b7 b0	_	_	<b>‡</b>	<b>‡</b>	×	DIR INH INH IX1 IX	36 46 56 66 76	dd ff	5 3 6 5
RSP	Reset Stack Pointer	SP ← \$00FF		_	_	_	<u> </u>	INH	9C		2
RTI	Return from Interrupt	$\begin{array}{c} SP \leftarrow (SP) + 1; Pull (CCR) \\ SP \leftarrow (SP) + 1; Pull (A) \\ SP \leftarrow (SP) + 1; Pull (X) \\ SP \leftarrow (SP) + 1; Pull (PCH) \\ SP \leftarrow (SP) + 1; Pull (PCL) \end{array}$	<b>\$</b>	<b>‡</b>	<b>‡</b>	<b>‡</b>	<b>‡</b>	INH	80		6
RTS	Return from Subroutine	$SP \leftarrow (SP) + 1$ ; Pull (PCH) $SP \leftarrow (SP) + 1$ ; Pull (PCL)						INH			
SBC #opr SBC opr SBC opr SBC opr,X SBC opr,X SBC ,X	Subtract Memory Byte and Carry Bit from Accumulator	$A \leftarrow (A) - (M) - (C)$	_		<b>‡</b>	<b>‡</b>	<b>‡</b>	IMM DIR EXT IX2 IX1 IX	A2 B2 C2 D2 E2 F2	ii dd hh II ee ff ff	2 3 4 5 4 3
SEC	Set Carry Bit	C ← 1	_	_	_	_	1	INH	99		2
SEI	Set Interrupt Mask	I ← 1	_	1	_	_	_	INH	9B		2
STA opr STA opr STA opr,X STA opr,X STA ,X	Store Accumulator in Memory	M ← (A)	_	_	<b>‡</b>	<b>‡</b>	_	DIR EXT IX2 IX1 IX	B7 C7 D7 E7 F7	dd hh II ee ff ff	4 5 6 5 4
STOP	Stop Oscillator and Enable IRQ Pin			0	_		_	INH	8E		2
STX opr STX opr STX opr,X STX opr,X STX ,X	Store Index Register In Memory	$M \leftarrow (X)$	_		<b>‡</b>	<b>‡</b>	_	DIR EXT IX2 IX1 IX	BF CF DF EF FF	dd hh II ee ff ff	4 5 6 5 4



GENERAL RELEASE SPECIFICATION

# **Table 11-6. Instruction Set Summary (Continued)**

Source Form	Operation	n Description Effect of CCR			1	Address Mode	Opcode	Operand	Cycles		
FOIIII	orm .		Н	I	N	Z	С	Adc M	o	Ope	ે ડે
SUB #opr SUB opr SUB opr SUB opr,X SUB opr,X SUB ,X	Subtract Memory Byte from Accumulator	$A \leftarrow (A) - (M)$	_	_	<b>‡</b>	<b>‡</b>	<b>‡</b>	IMM DIR EXT IX2 IX1 IX	A0 B0 C0 D0 E0 F0	ii dd hh II ee ff ff	2 3 4 5 4 3
SWI	Software Interrupt	$\begin{array}{c} \text{PC} \leftarrow (\text{PC}) + 1;  \text{Push (PCL)} \\ \text{SP} \leftarrow (\text{SP}) - 1;  \text{Push (PCH)} \\ \text{SP} \leftarrow (\text{SP}) - 1;  \text{Push (X)} \\ \text{SP} \leftarrow (\text{SP}) - 1;  \text{Push (A)} \\ \text{SP} \leftarrow (\text{SP}) - 1;  \text{Push (CCR)} \\ \text{SP} \leftarrow (\text{SP}) - 1;  \text{I} \leftarrow 1 \\ \text{PCH} \leftarrow \text{Interrupt Vector High Byte} \\ \text{PCL} \leftarrow \text{Interrupt Vector Low Byte} \end{array}$		1				INH	83		10
TAX	Transfer Accumulator to Index Register	X ← (A)	_		_	_	_	INH	97		2
TST opr TSTA TSTX TST opr,X TST ,X	Test Memory Byte for Negative or Zero	(M) - \$00	_	_	_	_	_	DIR INH INH IX1 IX	3D 4D 5D 6D 7D	dd ff	4 3 3 5 4
TXA	Transfer Index Register to Accumulator	A ← (X)	_		_	_	_	INH	9F		2
WAIT	Stop CPU Clock and Enable Interrupts		_	<b>‡</b>	_	_	_	INH	8F		2

Α		Accumulator	opr	Operand (one or two bytes)
С	;	Carry/borrow flag	PC	Program counter
С	CR	Condition code register	PCH	Program counter high byte
d	d	Direct address of operand	PCL	Program counter low byte
d	d rr	Direct address of operand and relative offset of branch instruction	REL	Relative addressing mode
D	IR	Direct addressing mode	rel	Relative program counter offset byte
е	e ff	High and low bytes of offset in indexed, 16-bit offset addressing	rr	Relative program counter offset byte
Ε	XT	Extended addressing mode	SP	Stack pointer
ff		Offset byte in indexed, 8-bit offset addressing	X	Index register
Н		Half-carry flag	Z	Zero flag
h	h II	High and low bytes of operand address in extended addressing	#	Immediate value
- 1		Interrupt mask	^	Logical AND
ii		Immediate operand byte	<b>V</b>	Logical OR
IN	MM	Immediate addressing mode	<b>⊕</b>	Logical EXCLUSIVE OR
11	١H	Inherent addressing mode	()	Contents of
1)	(	Indexed, no offset addressing mode	-( )	Negation (two's complement)
I)	<b>K</b> 1	Indexed, 8-bit offset addressing mode	$\leftarrow$	Loaded with
I)	(2	Indexed, 16-bit offset addressing mode	?	If
N	1	Memory location	:	Concatenated with
N	l	Negative flag	<b>‡</b>	Set or cleared
n		Any bit	_	Not affected

Table 11-7. Opcode Map

	×	F MSB LSB	sub 3 0	CMP 3 1	SBC <sup>3</sup> 2	CPX 3	AND 3 4	BIT 3 5	LDA 3 6	STA 4 7	EOR 3 8	ADC 3 9	ORA 3 A	ADD 3 B	JMP 2 C	JSR 5 D	E X X	STX 4 F	
	IXI	ш	SUB 4 SI	CMP 4 C	SBC 4 SI	CPX 4 C	AND 4 A	BIT 4 B	LDA 4 LI	_	EOR 4 E	_	ORA 1 0	_	JMP 3 JI	JSR 6 J8	LDX 4 LI	STX S	ecimal
Memory	IX2	۵	SUB 2 2	CMP 5 3 IX2 2	SBC 5 1X2 2	3 CPX 5 2	AND 5 3 IX2 2	BIT 5 3 IX2 2	LDA 5 3 IX2 2	STA 6	EOR 5	ADC 5 3 IX2 2	ORA 2 1X2 2	ADD 5	JMP 4 3 IX2 2	JSR 7 3 IX2 2	LDX 5	STX 6	MSB of Opcode in Hexadecimal
Register/Memory	EXT	O	SUB 3 EXT	CMP 3 EXT	SBC 3 EXT	CPX 3 EXT	AND 4	BIT 4	LDA 3 EXT	STA 3 EXT	EOR 4	ADC 4	ORA 3 EXT	ADD 4	JMP 3 EXT	JSR 3 EXT	LDX 4	STX 5	MSB of Opcode in Hexadecim
	DIR	Δ	SUB 2	2 CMP 3 CMP 3 DIR	SBC	2 CPX 3 M 2 DIR	2 AND 3 M 2 DIR	۱ ۸	2 LDA 3 DIR	STA 2 DIR		2 ADC 3	2	~	JMP 2 DIR	JSR DI	2 LDX 3 DIR	STX 2 DIR	0
	<u>N</u>	∢	SUB 2	CMP 2	SBC 2	CPX 2	AND 2	BIT 2	LDA 2	Z H	2 EOR 2	S ADC 2	2 ORA INH 2 IMM	I ADD INH 2 IMM	NH NH	S BSR 6 NH 2 REL	LDX 2	NH 2	MSB
Control	Z	ი	6 N	9 H		IN 10				T AX	CLC CLC	SEC 1	CLI CLI	SEI	RSP 1	NOP	Z T	2 H	
0	Ī	∞	5 XI	RTS 1		5 IX 1	s ×		<u>ح</u> 5	ω ×	~L2 ×	<u>×</u> ≥	<u>×</u> 2		s ×	4 ×	STOP IN	5 IX 1 WAI	
	×	7	6 NEG			M 6 COM	6 LSR		ROR IX1	6 ASR	SL ASL/LS	. 6 .X1 1 ROL	) 6 DEC		6 INC	. 5 IX1 1 TST		6 CLR	
-Modify-Write	×	9	NEGX NEG			COMX COM	LSRX LSR		RORX ROR	ASRX ASR	SLX ASL/LSL INH 2 IX1	ROI	DECX DEC		X 3 INC	TSTX TST INH 2		CLRX CLR	
Read-Mod	ĭ	. 2	NEGA NEG		MUL INH	-	LSRA LSR		RORA ROF	_	∢-	ROLA ROL	DECA DEC		SA INCX	TSTA TST		CLRA CLR	Offset
	DIR	8	NEG 5 NEC		M L	COM 5 COI	LSR LSF		ROR 5 ROI	ASR 5 ASI	∢-	ROL RO	DEC DEC		INC INCA DIR 1 IN	TST 4 TST		CLR 5 CLF	REL = Relative IX = Indexed, No Offset
anch	REL D	2	BRA NI REL 2		BHI REL	۱ م	BCC 1 LS	BCS/BLO 2 REL	7	BEQ AS	BHCC ASL/LSL PIR	BHCS Re	$\frac{3}{REL} \frac{1}{2}$ DI	BMI REL	BMC IN	BMS Ti	BIL 3 REL	1 0	REL = Relative IX = Indexed, N
lation Bra	DIR	-	BSET0 B	BCLR0 B	BSET1 E	SCLR1 DIR 2	SET2 DIR 2	BCLR2 BC3	BSET3 B	BCLR3 B	SET4 DIR 2	BCLR4 BI	BSET5 E	BCLR5 E	SSET6 DIR 2	SCLR6 DIR 2	BSET7 1	CLR7 DIR 2	
Bit Manipulation Branch	DIR	0	BRSET0 B	BRCLR0 B	BRSET1 B	BRCLR1 B	BRSET2 B	BRCLR2 B	BRSET3 B	BRCLR3 B	BRSET4 B	BRCLR4 B	BRSET5 B 3 DIR 2	BRCLR5 B	RSET6	BRCLR6 B	BRSET7 B	BRCLR7 B	INH = Inherent IMM = Immediate
<u> </u>		MSB	0	1 3 8	2 3 6	က	4	5	9	7 E	8	9 E	Α 3	a B	C C	ے ۔	ш	T.	



# SECTION 12 ELECTRICAL SPECIFICATIONS

#### 12.1 Maximum Ratings

(Voltages referenced to V<sub>SS</sub>

Rating	Symbol	Value	Unit
Supply Voltage	V <sub>DD</sub>	-0.3 to +7.0	V
Input Voltage	V <sub>IN</sub>	V <sub>SS</sub> -0.3 to V <sub>DD</sub> +0.3	V
Self-Check Modes (IRQ Pin Only)	V <sub>IN</sub>	V <sub>SS</sub> -0.3 to 2 x V <sub>DD</sub> +0.3	V
Current Drain Per Pin Excluding V <sub>DD</sub> and V <sub>SS</sub>	I	25	mA
Operating Temperature Range 68HC05P4AP (Standard) 68HC05P4ACP (Extended)	T <sub>A</sub>	T <sub>L</sub> to T <sub>H</sub> 0 to +70 -40 to +85	°C
Storage Temperature Range	T <sub>stg</sub>	-65 to +150	°C

This device contains circuitry to protect the inputs against damage due to high static voltages or electric fields; however, it is advised that normal precautions be taken to avoid application of any voltage higher than maximum-rated voltages to this high-impedance circuit. For proper operation, it is recommended that  $V_{in}$  and  $V_{out}$  be constrained to the range  $V_{SS} \leq (V_{in} \text{ or } V_{out}) \leq V_{DD}$ . Reliability of operation is enhanced if unused inputs are connected to an appropriate logic voltage level (e.g., either  $V_{SS}$  or  $V_{DD}$ ).

#### 12.2 Thermal Characteristics

Characteristic	Symbol	Value	Unit
Thermal Resistance	$\theta_{JA}$		
Plastic DIP	0,1	60	°C/W
Plastic SOIC		71	°C/W



GENERAL RELEASE SPECIFICATION

#### 12.3 **DC Electrical Characteristics**

Table 12-1. DC Electrical Characteristics (V $_{DD}$  = 5 V) (V $_{DD}$  = 5.0 Vdc  $\pm$  10%, V $_{SS}$  = 0 Vdc, T $_{A}$  = -40°C to +85°C, unless otherwise noted)

Characteristic	Symbol	Min	Тур	Max	Unit
Output Voltage $I_{LOAD} = 10.0 \ \mu A$ $I_{LOAD} = -10.0 \ \mu A$	V <sub>OL</sub> V <sub>OH</sub>	 V <sub>DD</sub> -0.1		0.1 —	V V
Output High Voltage (I <sub>LOAD</sub> = -0.8 mA) PA0-PA7, PB5-PB7, PC2-PC7, PD5 (I <sub>LOAD</sub> = -5.0 mA) PC0-PC1	V <sub>OH</sub> V <sub>OH</sub>	V <sub>DD</sub> -0.8 V <sub>DD</sub> -0.8			V V
Output Low Voltage ( $I_{LOAD}$ = 1.6 mA) PA0-PA7, PB5-PB7, PC2-PC7, PD5 ( $I_{LOAD}$ = 15 mA) PC0-PC1	V <sub>OL</sub> V <sub>OL</sub>	_		0.4 0.4	V V
Input High Voltage PA0-PA7, PB5-PB7, PC0-PC7, PD5, TCAP/PD7, IRQ, RESET, OSC1	V <sub>IH</sub>	$0.7 \times V_{DD}$	_	V <sub>DD</sub>	V
Input Low Voltage PA0-PA7, PB5-PB7, PC0-PC7, PD5, TCAP/PD7, IRQ, RESET, OSC1	V <sub>IL</sub>	V <sub>SS</sub>	_	$0.2 \times V_{DD}$	V
Supply Current Run Wait/Halt Stop	I <sub>DD</sub>		TBD TBD	TBD TBD	mA mA
25°C 0°C to +70°C (Standard)	I <sub>DD</sub>	_	TBD —	TBD TBD	μA μA
I/O Ports Hi-Z Leakage Current PA0-PA7, PB5-PB7, PC0-PC7, PD5	I <sub>OZ</sub>	_	_	±10	μΑ
Input Current RESET, IRQ, OSC1, TCAP/PD7	I <sub>IN</sub>	_	_	±1	μА
Capacitance Ports (as Input or Output) RESET, IRQ	C <sub>OUT</sub> C <sub>IN</sub>			12 8	pF pF

#### NOTES:

- 1. All values shown reflect average measurements.
- 2. Typical values at midpoint of voltage range, 25°C.
- 3. Wait I<sub>DD</sub>: Only timer system active.
- 4. Run (Operating)  $I_{DD}$ , Wait  $I_{DD}$ : Measured using external square wave clock source ( $f_{osc}$ = 4.2 MHz), all inputs 0.2 V from rail; no dc loads, less than 50 pF on all outputs,  $C_L$  = 20 pF on OSC2.
- 5. Wait, Stop  $I_{DD}$ : All ports configured as inputs,  $V_{IL}$  = 0.2 V,  $V_{IH}$  =  $V_{DD}$  -0.2 V.
- 6. Wait IDD is affected linearly by the OSC2 capacitance.



GENERAL RELEASE SPECIFICATION

#### Table 12-2. DC Electrical Characteristics ( $V_{DD} = 3.3 \text{ V}$ )

 $(V_{DD} = 3.3 \text{ Vdc} \pm 10\%, V_{SS} = 0 \text{ Vdc}, T_{A} = -40^{\circ}\text{C to} +85^{\circ}\text{C}, \text{ unless otherwise noted})$ 

Characteristic	Symbol	Min	Тур	Max	Unit
Output Voltage $I_{LOAD} = 10.0 \ \mu A$ $I_{LOAD} = -10.0 \ \mu A$	V <sub>OL</sub> V <sub>OH</sub>	 V <sub>DD</sub> -0.1		0.1	V
Output High Voltage (I <sub>LOAD</sub> = -0.2 mA) PA0-PA7, PB5-PB7, PC2-PC7, PD5, TCMP	V <sub>OH</sub>	V <sub>DD</sub> -0.3	_	_	V
(I <sub>LOAD</sub> = 6.0 mA) PC0-PC1	V <sub>OH</sub>	V <sub>DD</sub> -0.3	_	_	V
Output Low Voltage (I <sub>LOAD</sub> = 0.4 mA) PA0-PA7, PB5-PB7, PC2-PC7, PD5, TCMP	V <sub>OL</sub>	_	_	0.3	V
(I <sub>LOAD</sub> = 6.0 mA) PC0-PC1	V <sub>OL</sub>	_	_	0.3	V
Input High Voltage PA0-PA7, PB5-PB7, PC0-PC7, PD5, TCAP/PD7, IRQ, RESET, OSC1	V <sub>IH</sub>	$0.7 \times V_{DD}$	_	V <sub>DD</sub>	V
Input Low Voltage PA0-PA7, PB5-PB7, PC0-PC7, PD5, TCAP/PD7, IRQ, RESET, OSC1	V <sub>IL</sub>	V <sub>SS</sub>	_	$0.2 \times V_{DD}$	V
Supply Current Run Wait/Halt Stop	I <sub>DD</sub>	_	TBD TBD	TBD TBD	mA mA
25°C 0°C to +70°C (Standard)	I <sub>DD</sub>	_	TBD —	TBD TBD	μΑ μΑ
I/O Ports Hi-Z Leakage Current PA0-PA7, PB5-PB7, PC0-PC7, PD5	I <sub>OZ</sub>	_		±10	μА
Input Current RESET, IRQ, OSC1, TCAP/PD7	I <sub>IN</sub>			±1	μА
Capacitance Ports (as Input or Output) RESET, IRQ	C <sub>OUT</sub> C <sub>IN</sub>			12 8	pF pF

#### NOTES:

- 1. All values shown reflect average measurements.
- 2. Typical values at midpoint of voltage range, 25°C.
- 3. Wait  $I_{DD}$ : Only timer system active.
- 4. Run (Operating)  $I_{DD}$ , Wait  $I_{DD}$ : Measured using external square wave clock source ( $f_{osc}$ = 2.0 MHz), all inputs 0.2 V from rail; no dc loads, less than 50 pF on all outputs,  $C_L$  = 20 pF on OSC2.
- 5. Wait, Stop  $I_{DD}$ : All ports configured as inputs,  $V_{IL}$  = 0.2 V,  $V_{IH}$  =  $V_{DD}$  -0.2 V.
- 6. Wait I<sub>DD</sub> is affected linearly by the OSC2 capacitance.




Figure 12-1. SIOP Timing Diagram

# 12.4 SIOP Timing

# Table 12-3. SIOP Timing $(V_{DD} = 5 V)$

(V<sub>DD</sub> = 5.0 Vdc  $\pm$  10%, V<sub>SS</sub> = 0 Vdc, T<sub>A</sub> = -40°C to +85°C, unless otherwise noted)

Num.	Characteristic	Symbol	Min	Max	Unit
	Operating Frequency Master Slave	f <sub>op(m)</sub> f <sub>op(s)</sub>	0.25 dc	0.25 0.25	f <sub>op</sub> f <sub>op</sub>
1	Cycle Time Master Slave	t <sub>cyc(m)</sub>	4.0 —	4.0 4.0	t <sub>cyc</sub> t <sub>cyc</sub>
2	Clock (SCK) Low Time	t <sub>cyc</sub>	932	_	ns
3	SDO Data Valid Time	t <sub>v</sub>	_	200	ns
4	SDO Hold Time	t <sub>ho</sub>	0	_	ns
5	SDI Setup Time	t <sub>s</sub>	100	_	ns
6	SDI Hold Time	t <sub>h</sub>	100	_	ns

NOTE:  $f_{op} = 2.1 \text{ MHz maximum}$ 

# Table 12-4. SIOP Timing ( $V_{DD} = 3.3 \text{ V}$ )

(V<sub>DD</sub> = 3.3 Vdc  $\pm$  10%, V<sub>SS</sub> = 0 Vdc, T<sub>A</sub> = -40°C to +85°C, unless otherwise noted)

Num.	Characteristic	Symbol	Min	Max	Unit
	Operating Frequency Master Slave	f <sub>op(m)</sub> f <sub>op(s)</sub>	0.25 dc	0.25 0.25	f <sub>op</sub>
1	Cycle Time Master Slave	t <sub>cyc(m)</sub> t <sub>cyc(s)</sub>	4.0	4.0 4.0	t <sub>cyc</sub>
2	Clock (SCK) Low Time	t <sub>cyc</sub>	1980	_	ns
3	SDO Data Valid Time	t <sub>v</sub>	_	400	ns
4	SDO Hold Time	t <sub>ho</sub>	0	_	ns
5	SDI Setup Time	ts	200	_	ns
6	SDI Hold Time	t <sub>h</sub>	200	_	ns

NOTE:  $f_{op} = 1.0 \text{ MHz maximum}$ 



GENERAL RELEASE SPECIFICATION

#### 12.5 **Control Timing**

# Table 12-5. Control Timing $(V_{DD} = 5 V)$

 $(V_{DD} = 5.0 \text{ Vdc} \pm 10\%, V_{SS} = 0 \text{ Vdc}, T_A = -40^{\circ}\text{C to} + 85^{\circ}\text{C}, \text{ unless otherwise noted}$ 

Characteristic	Symbol	Min	Max	Unit
Frequency of Operation				
Crystal Option	f <sub>osc</sub>	_	4.2	MHz
External Clock Option	f <sub>osc</sub>	dc	4.2	MHz
Internal Operating Frequency				
Crystal (f <sub>osc</sub> ÷ 2)	f <sub>op</sub>	_	2.1	MHz
External Clock (f <sub>osc</sub> ÷ 2)	f <sub>op</sub>	dc	2.1	MHz
Cycle Time	t <sub>cyc</sub>	480	_	ns
Crystal Oscillator Startup Time	t <sub>OXOV</sub>	_	100	ms
Stop Recovery Startup Time (Crystal Oscillator)	t <sub>ILCH</sub>	_	100	ms
RESET Pulse Width	t <sub>RL</sub>	1.5	_	t <sub>cyc</sub>
Interrupt Puolse Width Low (Edge-Triggered)	t <sub>ILIH</sub>	125	_	ns
Interrupt Pulse Period	t <sub>ILIL</sub>	*	_	t <sub>cyc</sub>
OSC1 Pulse Width	t <sub>OH</sub> , t <sub>OL</sub>	90	_	ns


<sup>\*</sup>The minimum period T<sub>ILIL</sub> should not be less than the number of cycles it takes to execute the interrupt service routine plus 19 t<sub>cyc</sub>.

Table 12-6. Control Timing ( $V_{DD}$  = 3.3 V) ( $V_{DD}$  = 3.3 Vdc  $\pm$  10%,  $V_{SS}$  = 0 Vdc,  $T_A$  = -40°C to +85°C, unless otherwise noted

Characteristic	Symbol	Min	Max	Unit
Frequency of Operation				
Crystal Option	f <sub>osc</sub>	_	2.0	MHz
External Clock Option	f <sub>osc</sub>	dc	2.0	MHz
Internal Operating Frequency				
Crystal (f <sub>osc</sub> ÷ 2)	f <sub>op</sub>	_	1.0	MHz
External Clock (f <sub>osc</sub> ÷ 2)	f <sub>op</sub>	dc	1.0	MHz
Cycle Time	t <sub>cyc</sub>	1000	_	ns
Crystal Oscillator Startup Time	t <sub>OXOV</sub>	_	100	ms
Stop Recovery Startup Time (Crystal Oscillator)	t <sub>ILCH</sub>	_	100	ms
RESET Pulse Width, Excluding Powerup	t <sub>RL</sub>	1.5	_	t <sub>cyc</sub>
Interrupt Pulse Width Low (Edge-Triggered)	t <sub>ILIH</sub>	250	_	ns
Interrupt Pulse Period	t <sub>ILIL</sub>	*	_	t <sub>cyc</sub>
OSC1 Pulse Width	t <sub>OH</sub> , t <sub>OL</sub>	200	_	ns

<sup>\*</sup>The minimum period T<sub>ILIL</sub> should not be less than the number of cycles it takes to execute the interrupt service routine plus 19 t<sub>cyc</sub>.





#### NOTES:

- 1. Represents the internal clocking of the OSC1 pin.
- 2. IRQ pin edge-sensitive mask option.
- 3. IRQ pin level- and edge-sensitive mask option.
- 4. RESET vector address shown for timing example.

Figure 12-2. STOP Recovery Timing





Figure 12-3. External Interrupt Timing


**ELECTRICAL SPECIFICATIONS** 





- 1. Internal clock, internal address bus, and internal data bus signals are not available externally.
- 2. An internal POR reset is triggered as  $V_{\overline{DD}}$  rises through a threshold (typically 1-2 V).

Figure 12-4. Power-On Reset Timing



- OTES:
  - 1. Internal clock, internal address bus, and internal data bus signals are not available externally.
  - 2. The next rising edge of the internal processor clock after the rising edge of RESET initiates the reset sequence.


Figure 12-5. External Reset Timing



# **SECTION 13 MECHANICAL SPECIFICATIONS**

This section describes the dimensions of the dual in-line package (DIP) and small outline integrated circuit (SOIC) MCU packages.

#### 28-Pin Plastic Dual In-Line Package (Case 710-02) 13.1




#### NOTES:

- NOTES:

  1. POSITIONAL TOLERANCE OF LEADS (D), SHALL BE WITHIN 0.25mm (0.010) AT MAXIMUM MATERIAL CONDITION, IN RELATION TO SEATING PLANE AND EACH OTHER.
- EAUH OTHER.
  DIMENSION L TO CENTER OF LEADS
  WHEN FORMED PARALLEL.
  DIMENSION B DOES NOT INCLUDE
  MOLD FLASH.

	MILLIM	ETERS	INC	HES	
DIM	MIN	MAX	MIN	MAX	
Α	36.45	37.21	1.435	1.465	
В	13.72	14.22	0.540	0.560	
С	3.94	5.08	0.155	0.200	
D	0.36	0.56	0.014	0.022	
F	1.02	1.52	0.040	0.060	
G	2.54	BSC	0.100 BSC		
Н	1.65	2.16	0.065	0.085	
J	0.20	0.38	0.008	0.015	
K	2.92	3.43	0.115	0.135	
L	15.24	15.24 BSC		BSC	
M	0°	15°	0°	15°	
N	0.51	1.02	0.020	0.040	

# 28-Pin Small Outline Integrated Circuit Package (Case 751F-04)



- NOTES:

  1. DIMENSIONING AND TOLERANCING PER ANSI Y14.5M, 1982.

  2. CONTROLLING DIMENSION: MILLIMETER.

  3. DIMENSION A AND B DO NOT INCLUDE MOLD PROTRUSION.

  4. MAXIMUM MOLD PROTRUSION 0.15 (0.006) PER SIDE.

  5. DIMENSION D DOES NOT INCLUDE DAMBAR PROTRUSION. ALLOWABLE DAMBAR PROTRUSION AND ABLE BE 0.13 (0.005) TOTAL IN EXCESS OF D DIMENSION AT MAXIMUM MATERIAL CONDITION.

	MILLIMETERS		INCHES	
DIM	MIN	MAX	MIN	MAX
Α	17.80	18.05	0.701	0.711
В	7.40	7.60	0.292	0.299
С	2.35	2.65	0.093	0.104
D	0.35	0.49	0.014	0.019
F	0.41	0.90	0.016	0.035
G	1.27 BSC		0.050 BSC	
J	0.23	0.32	0.009	0.013
K	0.13	0.29	0.005	0.011
M	0°	8°	0°	8°
Р	10.05	10.55	0.395	0.415
R	0.25	0.75	0.010	0.029



# SECTION 14 ORDERING INFORMATION

This section contains instructions for ordering custom-masked ROM MCUs.

#### 14.1 MCU Ordering Forms

To initiate an order for a ROM-based MCU, first obtain the current ordering form for the MCU from a Motorola representative. Submit the following items when ordering MCUs:

- A current MCU ordering form that is completely filled out (Contact your Motorola sales office for assistance.)
- A copy of the customer specification if the customer specification deviates from the Motorola specification for the MCU
- Customer's application program on one of the media listed in 14.2
   Application Program Media

The current MCU ordering form is also available through the Motorola Freeware Bulletin Board Service (BBS). The telephone number is (512) 891-FREE. After making the connection, type bbs in lower-case letters. Then press the return key to start the BBS software.

Semiconductor, Inc

# Freescale Semiconductor, Inc.

GENERAL RELEASE SPECIFICATION

#### 14.2 Application Program Media

Please deliver the application program to Motorola in one of the following media:

- Macintosh<sup>®1</sup> 3 1/2-inch diskette (double-sided 800K or double-sided high-density 1.4M)
- MS-DOS<sup>®2</sup> or PC-DOS<sup>TM3</sup> 3 1/2-inch diskette (double-sided 720K or double-sided high-density 1.44M)
- MS-DOS<sup>®</sup> or PC-DOS<sup>™</sup> 5 1/4-inch diskette (double-sided double-density 360K or double-sided high-density 1.2M)

Use positive logic for data and addresses.

When submitting the application program on a diskette, clearly label the diskette with the following information:

- Customer name
- Customer part number
- Project or product name
- File name of object code
- Date
- Name of operating system that formatted diskette
- Formatted capacity of diskette

On diskettes, the application program must be in Motorola's S-record format (S1 and S9 records), a character-based object file format generated by M6805 cross assemblers and linkers.

#### NOTE

Begin the application program at the first user ROM location. Program addresses must correspond exactly to the available on-chip user ROM addresses as shown in the memory map. Write \$00 in all non-user ROM locations or leave all non-user ROM locations blank. Refer to the current MCU ordering form for additional requirements. Motorola may request pattern resubmission if non-user areas contain any non-zero code.

- 1. Macintosh is a registered trademark of Apple Computer, Inc.
- 2. MS-DOS is a registered trademark of Microsoft Corporation.
- 3. PC-DOS is a trademark of International Business Machines Corporation.



GENERAL RELEASE SPECIFICATION

If the memory map has two user ROM areas with the same address, then write the two areas in separate files on the diskette. Label the diskette with both file names.

In addition to the object code, a file containing the source code can be included. Motorola keeps this code confidential and uses it only to expedite ROM pattern generation in case of any difficulty with the object code. Label the diskette with the file name of the source code.

#### 14.3 ROM Program Verification

The primary use for the on-chip ROM is to hold the customer's application program. The customer develops and debugs the application program and then submits the MCU order along with the application program.

Motorola inputs the customer's application program code into a computer program that generates a listing verify file. The listing verify file represents the memory map of the MCU. The listing verify file contains the user ROM code and may also contain non-user ROM code, such as self-check code. Motorola sends the customer a computer printout of the listing verify file along with a listing verify form.

To aid the customer in checking the listing verify file, Motorola will program the listing verify file into customer-supplied blank preformatted Macintosh or DOS disks. All original pattern media are filed for contractual purposes and are not returned.

Check the listing verify file thoroughly, then complete and sign the listing verify form and return the listing verify form to Motorola. The signed listing verify form constitutes the contractual agreement for the creation of the custom mask.

#### 14.4 ROM Verification Units (RVUs)

After receiving the signed listing verify form, Motorola manufactures a custom photographic mask. The mask contains the customer's application program and is used to process silicon wafers. The application program cannot be changed after the manufacture of the mask begins. Motorola then produces 10 MCUs, called RVUs, and sends the RVUs to the customer. RVUs are usually packaged in unmarked ceramic and tested to 5 Vdc at room temperature. RVUs are not tested to environmental extremes because their sole purpose is to demonstrate that the customer's user ROM pattern was properly implemented. The 10 RVUs are free of charge with the minimum order quantity. These units are not to be used for qualification or production. RVUs are not guaranteed by Motorola Quality Assurance.



Home Page:

www.freescale.com

email

support@freescale.com

**USA/Europe or Locations Not Listed:** 

Freescale Semiconductor Technical Information Center, CH370 1300 N. Alma School Road Chandler, Arizona 85224 (800) 521-6274

(800) 521-6272 480-768-2130

support@freescale.com

Europe, Middle East, and Africa:

Freescale Halbleiter Deutschland GmbH

**Technical Information Center** 

Schatzbogen 7

81829 Muenchen, Germany

+44 1296 380 456 (English)

+46 8 52200080 (English)

+49 89 92103 559 (German)

+33 1 69 35 48 48 (French)

support@freescale.com

Japan:

Freescale Semiconductor Japan Ltd.

Headquarters

ARCO Tower 15F

1-8-1, Shimo-Meguro, Meguro-ku

Tokyo 153-0064, Japan

0120 191014

+81 2666 8080

support.japan@freescale.com

Asia/Pacific:

Freescale Semiconductor Hong Kong Ltd.

**Technical Information Center** 

2 Dai King Street

Tai Po Industrial Estate,

Tai Po, N.T., Hong Kong

+800 2666 8080

support.asia@freescale.com

For Literature Requests Only: Freescale Semiconductor

Literature Distribution Center

P.O. Box 5405

Denver, Colorado 80217

(800) 441-2447 303-675-2140

Fax: 303-675-2150

LDCForFreescaleSemiconductor

@hibbertgroup.com

RoHS-compliant and/or Pb- free versions of Freescale products have the functionality and electrical characteristics of their non-RoHS-compliant and/or non-Pb- free counterparts. For further information, see http://www.freescale.com or contact your Freescale sales representative.

For information on Freescale.s Environmental Products program, go to http://www.freescale.com/epp.

Information in this document is provided solely to enable system and software implementers to use Freescale Semiconductor products. There are no express or implied copyright licenses granted hereunder to design or fabricate any integrated circuits or integrated circuits based on the information in this document. Freescale Semiconductor reserves the right to make changes without further notice to any products herein. Freescale Semiconductor makes no warranty, representation or guarantee regarding the suitability of its products for any particular purpose, nor does Freescale Semiconductor assume any liability arising out of the application or use of any product or circuit, and specifically disclaims any and all liability, including without limitation consequential or incidental damages. "Typical" parameters which may be provided in Freescale Semiconductor data sheets and/or specifications can and do vary in different applications and actual performance may vary over time. All operating parameters, including "Typicals" must be validated for each customer application by customer's technical experts. Freescale Semiconductor does not convey any license under its patent rights nor the rights of others. Freescale Semiconductor products are not designed, intended, or authorized for use as components in systems intended for surgical implant into the body, or other applications intended to support or sustain life, or for any other application in which the failure of the Freescale Semiconductor product could create a situation where personal injury or death may occur. Should Buyer purchase or use Freescale Semiconductor products for any such unintended or unauthorized application, Buyer shall indemnify and hold Freescale Semiconductor and its officers, employees, subsidiaries, affiliates, and distributors harmless against all claims, costs, damages, and expenses, and reasonable attorney fees arising out of, directly or indirectly, any claim of personal injury or death associated with such unintended or unauthorized use, even if such claim alleges that Freescale Semiconductor was negligent regarding the design or manufacture of the part.



HC05P4AGRS/D