

Order this document by: M68HC16ZEC20/D

M68HC16 Z Series

Technical Supplement

20.97 MHz Electrical Characteristics

Devices in the M68HC16 Modular Microcontroller Family are built up from a selection of standard functional modules. Microcontrollers in the M68HC16 Z Series contain the same central processing unit (CPU16) and system integration module (SIM), and thus have similar electrical characteristics.

M68HC16 devices that operate at clock frequencies of 20.97 MHz are now available. This publication contains a new electrical characteristics appendix that supplements the *MC68HC16Z1 User's Manual* (MC68HC16Z1UM/AD) and the *MC68HC16Z2 User's Manual* (MC68HC16Z2UM/AD).

The supplement contains the following updated specifications:

Table	Page
Maximum Ratings	2
Typical Ratings	3
Thermal Characteristics	3
Clock Control Timing	4
DC Characteristics	5
AC Timing	8
Background Debugging Mode Timing	19
ECLK Bus Timing	20
QSPI Timing	21
ADC Maximum Ratings	24
ADC DC Electrical Characteristics (Operating)	25
ADC AC Characteristics (Operating)	26
ADC Conversion Characteristics (Operating)	26





Table A-1 Maximum Ratings

Num	Rating	Symbol	Value	Unit
1	Supply Voltage ^{1,2,3}	V_{DD}	- 0.3 to + 6.5	V
2	Input Voltage 1,2,3,4,5,7	VIN	- 0.3 to + 6.5	V
3	Instantaneous Maximum Current Single Pin Limit (all pins) ^{1,3,5,6}	ID	25	mA
4	Operating Maximum Current Digital Input Disruptive Current ^{3,5,6,7,8} VNEGCLMAP ≅ − 0.3 V VPOSCLAMP ≅ VDD + 0.3	liD	– 500 to 500	μΑ
5	Operating Temperature Range C Suffix	TA	TL to TH - 40 to 85	°C
6	Storage Temperature Range	Tstg	– 55 to 150	°C

NOTES:

- Permanent damage can occur if maximum ratings are exceeded. Exposure to voltages or currents in excess of recommended values affects device reliability. Device modules may not operate normally while being exposed to electrical extremes.
- 2. Although sections of the device contain circuitry to protect against damage from high static voltages or electrical fields, take normal precautions to avoid exposure to voltages higher than maximum-rated voltages.
- 3. This parameter is periodically sampled rather than 100% tested.
- 4. All pins except TSC.
- 5. Input must be current limited to the value specified. To determine the value of the required current-limiting resistor, calculate resistance values for positive and negative clamp voltages, then use the larger of the two values.
- 6. Power supply must maintain regulation within operating $V_{\mbox{\scriptsize DD}}$ range during instantaneous and operating maximum current.
- 7. All functional non-supply pins are internally clamped to V_{SS} . All functional pins except EXTAL and XFC are internally clamped to V_{DD} .
- 8. Total input current for all digital input-only and all digital input/output pins must not exceed 10 mA. Exceeding this limit can cause disruption of normal operation.



Table A-2 Typical Ratings

Num	Rating	Symbol	Value	Unit
1	Supply Voltage	V _{DD}	5.0	V
2	Operating Temperature	T _A	25	°C
3	V _{DD} Supply Current RUN LPSTOP, VCO off LPSTOP, External clock, max f _{sys}	I _{DD}	113 125 3.75	mA μA mA
4	Clock Synthesizer Operating Voltage	V _{DDSYN}	5.0	V
5	V _{DDSYN} Supply Current VCO on, maximum f _{sys} External Clock, maximum f _{sys} LPSTOP, VCO off V _{DD} powered down	I _{DDSYN}	1.0 5.0 100 50	mA mA μA μA
6	RAM Standby Current Normal RAM operation Standby operation	I _{SB}	7.0 40	μ Α μ Α
7	Power Dissipation	P _D	570	mW

Table A-3 Thermal Characteristics

Thermal Resistance ¹ 1 Plastic 132-Pin Surface Mount Θ _{JA} 38 °C/W Plastic 144-pin Surface Mount 49	Num	Characteristic	Symbol	Value	Unit
	1	Plastic 132-Pin Surface Mount	Θ_{JA}		°C/W

NOTES:

1. The average chip-junction temperature (T_J) in C can be obtained from (1):

$$T_J = T_A + (P_D \cdot \Theta_{JA})$$

T_A= Ambient Temperature, °C

 Θ_{JA} = Package Thermal Resistance, Junction-to-Ambient, °C/W

 $P_D = P_{INT} + P_{I/O}$

 $P_{INT} = I_{DD} \times V_{DD}$, Watts — Chip Internal Power

P_{I/O}= Power Dissipation on Input and Output Pins — User Determined

For most applications $P_{I/O} < P_{INT}$ and can be neglected. An approximate relationship between P_D and T_J (if P_{I/O} is neglected) is (2):

$$P_D = K + (T_J + 273^{\circ}C)$$

Solving equations (1) and (2) for K gives (3):

$$K = P_D + (I_A + 273^{\circ}C) + \Theta_{JA} \times P_D^{\prime}$$

 $K = P_D + (T_A + 273^{\circ}C) + \Theta_{JA} \times P_D^{\ 2}$ Where K is a constant pertaining to the particular part. K can be determined from equation (3) by measuring P_D (at equilibrium) for a known T_A . Using this value of K, the values of P_D and T_J can be obtained by solving equations (1) and (2) iteratively for any value of T_A .



Table A-4 Clock Control Timing

 $(V_{DD} \text{ and } V_{DDSYN} = 5.0 \text{ Vdc} \pm 5\%, V_{SS} = 0 \text{ Vdc}, T_A = T_L \text{ to } T_H)$

Num	Characteristic	Symbol	Minimum	Maximum	Unit
1	PLL Reference Frequency Range ¹ MC68HC16Z1 MC68HC16Z2	f _{ref}	20 3.2	50 5.2	kHz MHz
2	System Frequency ² Slow On-Chip PLL System Frequency Fast On-Chip PLL System Frequency External Clock Operation	f _{sys}	dc 4 (f _{ref}) 4 (f _{ref}) /128 dc	20.97 20.97 20.97 20.97	MHz
3	PLL Lock Time ^{1,3,5,6,7}	t _{lpll}	_	20	ms
4	VCO Frequency ⁴	f _{VCO}	_	2 (f _{sys} max)	MHz
5	Limp Mode Clock Frequency SYNCR X bit = 0 SYNCR X bit = 1	f _{limp}	_	f _{sys} max /2 f _{sys} max	MHz
6	CLKOUT Jitter ^{1,5,6,7,8} Short term (5 μs interval) Long term (500 μs interval)	J _{clk}	-1.0 -0.5	1.0 0.5	%

NOTES:

- 1. The base configuration of the MC68HC16Z1 requires a 32.768 kHz crystal reference, and the base configuration of the M68HC16Z2 requires a 4.194 MHz crystal reference. Both devices can be ordered with either reference as a mask option.
- 2. All internal registers retain data at 0 Hz.
- 3. Assumes that stable V_{DDSYN} is applied, and that the crystal oscillator is stable. Lock time is measured from the time V_{DD} and V_{DDSYN} are valid until RESET is released. This specification also applies to the period required for PLL lock after changing the W and Y frequency control bits in the synthesizer control register (SYNCR) while the PLL is running, and to the period required for the clock to lock after LPSTOP.
- 4. Internal VCO frequency (f_{VCO}) is determined by SYNCR W and Y bit values.

The SYNCR X bit controls a divide-by-two circuit that is not in the synthesizer feedback loop.

When X = 0, the divider is enabled, and $f_{sys} = f_{VCO} \div 4$.

When X = 1, the divider is disabled, and $f_{SVS} = f_{VCO} \div 2$.

X must equal one when operating at maximum specified f_{sys}.

- 5. This parameter is periodically sampled rather than 100% tested.
- 6. Assumes that a low-leakage external filter network is used to condition clock synthesizer input voltage. Total external resistance from the XFC pin due to external leakage must be greater than 15 M Ω to guarantee this specification. Filter network geometry can vary depending upon operating environment.
- 7. Proper layout procedures must be followed to achieve specifications.
- 8. Jitter is the average deviation from the programmed frequency measured over the specified interval at maximum f_{Sys}. Measurements are made with the device powered by filtered supplies and clocked by a stable external clock signal. Noise injected into the PLL circuitry via V_{DDSYN} and V_{SS} and variation in crystal oscillator frequency increase the J_{clk} percentage for a given interval. When jitter is a critical constraint on control system operation, this parameter should be measured during functional testing of the final system.



Table A-5 DC Characteristics

(V_{DD} and V_{DDSYN} = 5.0 Vdc \pm 5%, V_{SS} = 0 Vdc, T_A = T_L to T_H)

Num	Characteristic	Symbol	Min	Max	Unit
1	Input High Voltage	V _{IH}	0.7 (V _{DD})	V _{DD} + 0.3	V
2	Input Low Voltage	V _{IL}	V _{SS} - 0.3	0.2 (V _{DD})	V
3	Input Hysteresis ^{1,2}	V _{HYS}	0.5	_	٧
4	Input Leakage Current ^{3,16} V _{in} = V _{DD} or V _{SS}	I _{in}	-2.5	2.5	μА
5	High Impedance (Off-State) Leakage Current ^{4,16} $V_{in} = V_{DD}$ or V_{SS}	l _{OZ}	-2.5	2.5	μА
6	CMOS Output High Voltage ^{5,6,16} $I_{OH} = -10.0 \ \mu A$	V _{OH}	V _{DD} -0.2	_	V
7	CMOS Output Low Voltage ^{7,16} $I_{OL} = 10.0 \ \mu A$	V _{OL}	_	0.2	V
8	Output High Voltage ^{6,7,16} $I_{OH} = -0.8 \text{ mA}$	V _{OH}	V _{DD} -0.8	_	V
9	Output Low Voltage ^{7,16} $I_{OL} = 1.6 \text{ mA}$ $I_{OL} = 5.3 \text{ mA}$ $I_{OL} = 12 \text{ mA}$	V _{OL}		0.4 0.4 0.4	V
10	Three State Control Input High Voltage	V _{IHTSC}	1.6 (V _{DD})	9.1	٧
11	Data Bus Mode Select Pull-up Current ^{8,9} $V_{in} = V_{IL}$ $V_{in} = V_{IH}$	IMSP	 _15	-120 —	μА
12	MC68HC16Z1V _{DD} Supply Current ^{10,11,12} Run, crystal reference LPSTOP, crystal reference, VCO Off (STSIM = 0) LPSTOP, external clock input = max f _{sys}	I _{DD}	_ _ _	140 350 5	mA μA mA
12A	MC68HC16Z2 V _{DD} Supply Current ^{10,11,12} Run, crystal reference LPSTOP, crystal reference, VCO Off (STSIM = 0) LPSTOP, external clock input = max f _{sys}	I _{DD}	_ _ _	140 2 10	mA mA mA
13	Clock Synthesizer Operating Voltage	V _{DDSYN}	4.75	5.25	V



Table A-5 DC Characteristics (Continued)

(V_{DD} and V_{DDSYN} = 5.0 Vdc \pm 5%, V_{SS} = 0 Vdc, T_A = T_L to T_H)

Num	Characteristic	Symbol	Min	Max	Unit
14	MC68HC16Z1 V _{DDSYN} Supply Current ^{6,12} VCO on, crystal reference, maximum f _{sys} External Clock, maximum f _{sys} LPSTOP, crystal reference, VCO off (STSIM = 0) V _{DD} powered down	I _{DDSYN}		2 6 150 100	mA mA μA μA
14A	MC68HC16Z2 V _{DDSYN} Supply Current ^{6,12} VCO on, crystal reference, maximum f _{sys} External Clock, maximum f _{sys} LPSTOP, crystal reference, VCO off (STSIM = 0) V _{DD} powered down	I _{DDSYN}		2.5 8.75 2 2	mA mA mA
15	RAM Standby Voltage ¹³ Specified V_{DD} applied $V_{DD} = V_{SS}$	V _{SB}	0.0 3.0	5.25 5.25	V
16	$\begin{array}{lll} \text{MC68HC16Z1RAM Standby Current}^{11} & & & & & \\ \text{Normal RAM operation}^{14} & & & & & \\ \text{Transient condition} & & & & & \\ \text{Standby operation}^{13} & & & & & \\ \end{array} \\ \begin{array}{lll} \text{V}_{DD} > \text{V}_{SB} - 0.5 \text{ V} \\ \text{V}_{DD} \geq \text{V}_{SS} + 0.5 \text{ V} \\ \text{V}_{DD} < \text{V}_{SS} + 0.5 \text{ V} \end{array}$	I _{SB}	_ _ _	10 3 50	μΑ mA μΑ
16A	$\begin{array}{lll} \text{MC68HC16Z2RAM Standby Current}^{11} & & & & & \\ \text{Normal RAM operation}^{14} & & & & & \\ \text{Transient condition} & & & & & \\ \text{Standby operation}^{13} & & & & & \\ \end{array} \\ \begin{array}{lll} \text{V}_{DD} > \text{V}_{SB} - 0.5 \text{ V} \\ \text{V}_{DD} \geq \text{V}_{SS} + 0.5 \text{ V} \\ \text{V}_{DD} < \text{V}_{SS} + 0.5 \text{ V} \end{array}$	I _{SB}	_ _ _	10 3 100	μΑ mA μΑ
17	MC68HC16Z1 Power Dissipation ¹⁵	P _D	_	766	mW
17A	MC68HC16Z2 Power Dissipation ¹⁵	P _D	_	831	mV



Table A-5 DC Characteristics (Continued)

 $(V_{DD} \text{ and } V_{DDSYN} = 5.0 \text{ Vdc} \pm 5\%, V_{SS} = 0 \text{ Vdc}, T_A = T_L \text{ to } T_H)$

Num	Characteristic	Symbol	Min	Max	Unit
18	Input Capacitance ^{3,16} All input-only pins except ADC pins All input/output pins	C _{in}	_	10 20	pF
19	Load Capacitance ¹⁶ Group 1 I/O Pins, CLKOUT, FREEZE/QUOT, IPIPE0 Group 2 I/O Pins and CSBOOT, BG/CS Group 3 I/O Pins Group 4 I/O Pins	CL	_ _ _ _	90 100 130 200	pF

NOTES:

1. Applies to:

Port ADA[7:0] — AN[7:0]

Port E[7:4] — SIZ[1:0], AS, DS

Port F[7:0] — IRQ[7:1], MODCLK

Port GP[7:0] — IC4/OC5/OC1, IC[3:1], OC[4:1]/OC1

Port QS[7:0] — TXD, PCS[3:1], PCS0/SS, SCK, MOSI, MISO

BKPT/DSCLK, DSI/IPIPE1, PAI, PCLK, RESET, RXD, TSC

EXTAL (when PLL enabled)

- 2. This parameter is periodically sampled rather than 100% tested.
- 3. Applies to all input-only pins except ADC pins.
- 4. Applies to all input/output and output pins
- 5. Does not apply to HALT and RESET because they are open drain pins. Does not apply to Port QS[7:0] (TXD, PCS[3:1], PCS0/SS, SCK, MOSI, MISO) in wired-OR mode.
- 6. Applies to Group 1, 2, 4 input/output and all output pins
- 7. Applies to Group 1, 2, 3, 4 input/output pins, BG/CS, CLKOUT, CSBOOT, FREEZE/QUOT, and IPIPE0
- 8. Applies to DATA[15:0]
- 9. Use of an active pulldown device is recommended.
- 10. Total operating current is the sum of the appropriate I_{DD} , I_{DDSYN} , and I_{SB} values, plus I_{DDA} . I_{DD} values include supply currents for device modules powered by V_{DDE} and V_{DDI} pins.
- 11. Current measured at maximum system clock frequency, all modules active.
- 12. The base configuration of the MC68HC16Z1 requires a 32.768 kHz crystal reference, and the base configuration of the M68HC16Z2 requires a 4.194 MHz crystal reference. Both devices can be ordered with either crystal reference as a mask option.
- 13. The SRAM module will not switch into standby mode as long as V_{SB} does not exceed V_{DD} by more than 0.5 volts. The SRAM array cannot be accessed while the module is in standby mode.
- 14. When V_{SB} is more than 0.3 V greater than V_{DD}, current flows between the V_{STBY} and V_{DD} pins, which causes standby current to increase toward the maximum transient condition specification. System noise on the V_{DD} and V_{STBY} pin can contribute to this condition.
- 15. Power dissipation measured at specified system clock frequency, all modules active. Power dissipation can be calculated using the expression:

 $P_D = Maximum V_{DD} (I_{DD} + I_{DDSYN} + I_{SB}) + Maximum V_{DDA} (I_{DDA})$

I_{DD} includes supply currents for all device modules powered by V_{DDE} and V_{DDI} pins.

16. Input-Only Pins: EXTAL, TSC, BKPT/DSCLK, PAI, PCLK, RXD

Output-Only Pins: CSBOOT, BG/CS1, CLKOUT, FREEZE/QUOT, DS0/IPIPE0, PWMA, PWMB Input/Output Pins:

Group 1: Port GP[7:0] — IC4/OC5/OC1, IC[3:1], OC[4:1]/OC1

DATA[15:0], DSI/IPIPE1

Group 2: Port C[6:0] — ADDR[22:19]/CS[9:6], FC[2:0]/CS[5:3]

Port E[7:0] — SIZ[1:0], $\overline{\rm AS}$, $\overline{\rm DS}$, $\overline{\rm AVEC}$, $\overline{\rm DSACK[1:0]}$ Port F[7:0] — $\overline{\rm IRQ[7:1]}$, MODCLK

Port QS[7:3] — TXD, PCS[3:1], PCS0/SS, ADDR23/CS10/ECLK

ADDR[18:0], R/W, BERR, BR/CSO, BGACK/CS2

Group 3: HALT, RESET

Group 4: MISO, MOSI, SCK



Table A-6 AC Timing

 $(V_{DD} \text{ and } V_{DDSYN} = 5.0 \text{ Vdc} \pm 5\%, V_{SS} = 0 \text{ Vdc}, T_A = T_L \text{ to } T_H)^1$

Num	Characteristic	Symbol	Min	Max	Unit
F1	Frequency of Operation ² MC68HC16Z1 MC68HC16Z2	f	4 (f _{ref}) 4 (f _{ref})/128	20.97 20.97	MHz
1	Clock Period	t _{cyc}	47.7	_	ns
1A	ECLK Period	t _{Ecyc}	381	_	ns
1B	External Clock Input Period ³	t _{Xcyc}	47.7	_	ns
2, 3	Clock Pulse Width	t _{CW}	18.8	_	ns
2A, 3A	ECLK Pulse Width	tECW	183	_	ns
2B, 3B	External Clock Input High/Low Time ³	tXCHL	23.8	_	ns
4, 5	CLKOUT Rise and Fall Time	tCrf	_	5	ns
4A, 5A	Rise and Fall Time (All Outputs except CLKOUT)	t _{rf}	_	8	ns
4B, 5B	External Clock Input Rise and Fall Time ⁴	tXCrf	_	5	ns
6	Clock High to ADDR, FC, SIZE Valid	tCHAV	0	23	ns
7	Clock High to ADDR, Data, FC, SIZE, High Impedance	tCHAZx	0	47	ns
8	Clock High to ADDR, FC, SIZE, Invalid	tCHAZn	0	_	ns
9	Clock Low to AS, DS, CS Asserted	tCLSA	0	23	ns
9A	AS to DS or CS Asserted (Read) ⁵	tSTSA	-10	10	ns
11	ADDR, FC, SIZE Valid to AS, CS, (and DS Read) Asserted	t _{AVSA}	10	_	ns
12	Clock Low to AS, DS, CS Negated	t _{CLSN}	2	23	ns
13	AS, DS, CS Negated to ADDR, FC SIZE Invalid (Address Hold)	tSNAI	10	_	ns
14	AS, CS (and DS Read) Width Asserted	t _{SWA}	80	_	ns
14A	DS, CS Width Asserted (Write)	tswaw	36	_	ns
14B	AS, CS (and DS Read) Width Asserted (Fast Cycle)	t _{SWDW}	32	_	ns
15	AS, DS, CS Width Negated ⁶	t _{SN}	32	_	ns
16	Clock High to AS, DS, R/W High Impedance	t _{CHSZ}	_	47	ns
17	AS, DS, CS Negated to R/W High	tSNRN	10	_	ns
18	Clock High to R/W High	^t CHRH	0	23	ns
20	Clock High to R/W Low	tCHRL	0	23	ns
21	R/W High to AS, CS Asserted	t _{RAAA}	10	_	ns
22	R/W Low to DS, CS Asserted (Write)	t _{RASA}	54	_	ns
23	Clock High to Data Out Valid	tCHDO	_	23	ns
24	Data Out Valid to Negating Edge of AS, CS (Fast Write Cycle)	t _{DVASN}	10	_	ns
25	DS, CS Negated to Data Out Invalid (Data Out Hold)	t _{SNDOI}	10	_	ns
26	Data Out Valid to DS, CS Asserted (Write)	t _{DVSA}	10	_	ns



Freescale Semiconductor, Inc. Table A-6 AC Timing (Continued)

(V_{DD} and V_{DDSYN} = 5.0 Vdc \pm 5%, V_{SS} = 0 Vdc, T_A = T_L to T_H)¹

Num	Characteristic	Symbol	Min	Max	Unit
27	Data In Valid to Clock Low (Data Setup)	tDICL	5	_	ns
27A	Late BERR, HALT Asserted to Clock Low (Setup Time)	t _{BELCL}	15	_	ns
28	AS, DS Negated to DSACK[1:0], BERR, HALT, AVEC Negated	tSNDN	0	60	ns
29	DS, CS Negated to Data In Invalid (Data In Hold) ⁷	tSNDI	0	_	ns
29A	DS, CS Negated to Data In High Impedance ^{7, 8}	tSHDI	_	48	ns
30	CLKOUT Low to Data In Invalid (Fast Cycle Hold) ⁷	tCLDI	10	_	ns
30A	CLKOUT Low to Data In High Impedance ⁷	tCLDH	_	72	ns
31	DSACK[1:0] Asserted to Data In Valid ⁹	t _{DADI}	_	46	ns
33	Clock Low to BG Asserted/Negated	tCLBAN	_	23	ns
35	BR Asserted to BG Asserted ¹⁰	t _{BRAGA}	1	_	t _{cyc}
37	BGACK Asserted to BG Negated	tGAGN	1	2	t _{cyc}
39	BG Width Negated	t _{GH}	2	_	t _{cyc}
39A	BG Width Asserted	t _{GA}	1	_	t _{cyc}
46	R/W Width Asserted (Write or Read)	t _{RWA}	115	_	ns
46A	R/W Width Asserted (Fast Write or Read Cycle)	t _{RWAS}	70	_	ns
47A	Asynchronous Input Setup Time BR, BGACK, DSACK[1:0], BERR, AVEC, HALT	t _{AIST}	5	_	ns
47B	Asynchronous Input Hold Time	tAIHT	12	_	ns
48	DSACK[1:0] Asserted to BERR, HALT Asserted ¹¹	t _{DABA}	_	30	ns
53	Data Out Hold from Clock High	t _{DOCH}	0	_	ns
54	Clock High to Data Out High Impedance	^t CHDH	_	23	ns
55	R/W Asserted to Data Bus Impedance Change	tRADC	32	_	ns
70	Clock Low to Data Bus Driven (Show Cycle)	tSCLDD	0	23	ns
71	Data Setup Time to Clock Low (Show Cycle)	tSCLDS	10	_	ns
72	Data Hold from Clock Low (Show Cycle)	^t SCLDH	10	_	ns
73	BKPT Input Setup Time	t _{BKST}	10	_	ns
74	BKPT Input Hold Time	^t BKHT	10	_	ns
75	Mode Select Setup Time (DATA[15:0], MODCLK, BKPT)	t _{MSS}	20	_	t _{cyc}
76	Mode Select Hold Time (DATA[15:0], MODCLK, BKPT)	t _{MSH}	0	_	ns
77	RESET Assertion Time ¹²	t _{RSTA}	4	_	t _{cyc}
78	RESET Rise Time ^{13,14}	tRSTR	_	10	t _{cyc}



Table A-6 AC Timing (Continued)

 $(V_{DD} \text{ and } V_{DDSYN} = 5.0 \text{ Vdc} \pm 5\%, V_{SS} = 0 \text{ Vdc}, T_A = T_L \text{ to } T_H)^1$

Num	Characteristic	Symbol	Min	Max	Unit
100	CLKOUT High to Phase 1 Asserted ¹⁵	t _{CHP1A}	3	40	ns
101	CLKOUT High to Phase 2 Asserted ¹⁵	t _{CHP2A}	3	40	ns
102	Phase 1 Valid to \overline{AS} or \overline{DS} Asserted ¹⁵	t _{P1VSA}	10	_	ns
103	Phase 2 Valid to \overline{AS} or \overline{DS} Asserted ¹⁵	t _{P2VSN}	10	_	ns
104	AS or DS Valid to Phase 1 Negated ¹⁵	t _{SAP1N}	10	_	ns
105	AS or DS Negated to Phase 2 Negated ¹⁵	t _{SNP2N}	10	_	ns


NOTES:

- 1. All AC timing is shown with respect to 20% V_{DD} and 70% V_{DD} levels unless otherwise noted.
- 2. The base configuration of the MC68HC16Z1 requires a 32.768 kHz crystal reference, and the base configuration of the M68HC16Z2 requires a 4.194 MHz crystal reference. Both devices can be ordered with either crystal reference as a mask option.
- 3. When an external clock is used, minimum high and low times are based on a 50% duty cycle. The minimum allowable tXCVC period is reduced when the duty cycle of the external clock varies. The relationship between external clock input duty cycle and minimum txcvc is expressed:

Minimum t_{XCVC} period = minimum t_{XCHL} / (50% – external clock input duty cycle tolerance).


- 4. Parameters for an external clock signal applied while the internal PLL is disabled (MODCLK pin held low during reset). Does not pertain to an external reference applied while the PLL is enabled (MODCLK pin held high during reset). When the PLL is enabled, the clock synthesizer detects successive transitions of the reference signal. If transitions occur within the correct clock period, rise/fall times and duty cycle are
- 5. Specification 9A is the worst-case skew between \overline{AS} and \overline{DS} or \overline{CS} . The amount of skew depends on the relative loading of these signals. When loads are kept within specified limits, skew will not cause AS and DS to fall outside the limits shown in specification 9.
- 6. If multiple chip selects are used, CS width negated (specification 15) applies to the time from the negation of a heavily loaded chip select to the assertion of a lightly loaded chip select. The CS width negated specification between multiple chip selects does not apply to chip selects being used for synchronous ECLK cycles.
- 7. Hold times are specified with respect to DS or CS on asynchronous reads and with respect to CLKOUT on fast cycle reads. The user is free to use either hold time.
- Maximum value is equal to (t_{CVC} / 2) + 25 ns.
- 9. If the asynchronous setup time (specification 47A) requirements are satisfied, the DSACK[1:0] low to data setup time (specification 31) and DSACK[1:0] low to BERR low setup time (specification 48) can be ignored. The data must only satisfy the data-in to clock low setup time (specification 27) for the following clock cycle. BERR must satisfy only the late BERR low to clock low setup time (specification 27A) for the following clock cycle.
- 10. To ensure coherency during every operand transfer, BG is not asserted in response to BR until after all cycles of the current operand transfer are complete.
- 11. In the absence of DSACK[1:0], BERR is an asynchronous input using the asynchronous setup time (specification 47A).
- 12. After external RESET negation is detected, a short transition period (approximately 2) t_{CVC} elapses, then the SIM drives RESET low for 512 t_{cvc}.
- 13. External assertion of the RESET input can overlap internally-generated resets. To insure that an external reset is recognized in all cases, RESET must be asserted for at least 590 CLKOUT cycles.
- External logic must pull RESET high during this period in order for normal MCU operation to begin.
- 15. Eight pipeline states are multiplexed into IPIPE[1:0]. The multiplexed signals have two phases.
- 16.Address access time = $(2.5 + WS) t_{CYC} t_{CHAV} t_{DICL}$ Chip select access time = $(2 + WS) t_{CYC} t_{CLSA} t_{DICL}$ Where: WS = number of wait states. When fast termination is used (2 clock bus) WS = -1.





16 CLKOUT TIM


Figure A-1 CLKOUT Output Timing Diagram



NOTE: TIMING SHOWN WITH RESPECT TO 20% AND 70% $\rm V_{DD}.$ PULSE WIDTH SHOWN WITH RESPECT TO 50% $\rm V_{DD}.$

16 EXT CLK INPUT TIM

Figure A-2 External Clock Input Timing Diagram




NOTE: TIMING SHOWN WITH RESPECT TO 20% AND 70% V_{DD}.

16 ECLK OUTPUT TIM

Figure A-3 ECLK Output Timing Diagram






16 RD CYC TIM

Figure A-4 Read Cycle Timing Diagram






16 WR CYC TIM

Figure A-5 Write Cycle Timing Diagram






16 FAST RD CYC TIM

Figure A-6 Fast Termination Read Cycle Timing Diagram





16 FAST WR CYC TIM

Figure A-7 Fast Termination Write Cycle Timing Diagram






Figure A-8 Bus Arbitration Timing Diagram — Active Bus Case







Figure A-9 Bus Arbitration Timing Diagram — Idle Bus Case




NOTE:

Show cycles can stretch during clock phase S42 when bus accesses take longer than two cycles due to IMB module wait-state insertion.

16 SHW CYC TIM

Figure A-10 Show Cycle Timing Diagram





16 CHIP SEL TIM

Figure A-11 Chip-Select Timing Diagram




Figure A-12 Reset and Mode Select Timing Diagram

Table A-7 Background Debugging Mode Timing

(V_{DD} and V_{DDSYN} = 5.0 Vdc \pm 5%, V_{SS} = 0 Vdc, T_A = T_L to T_H)¹

Num	Characteristic	Symbol	Min	Max	Unit
В0	DSI Input Setup Time	t _{DSISU}	15	_	ns



Table A-7 Background Debugging Mode Timing

 $(V_{DD} \text{ and } V_{DDSYN} = 5.0 \text{ Vdc} \pm 5\%, V_{SS} = 0 \text{ Vdc}, T_A = T_L \text{ to } T_H)^1$

Num	Characteristic	Symbol	Min	Max	Unit
B1	DSI Input Hold Time	tDSIH	10	_	ns
B2	DSCLK Setup Time	tDSCSU	15	_	ns
В3	DSCLK Hold Time	tDSCH	10	_	ns
B4	DSO Delay Time	t _{DSOD}		25	ns
B5	DSCLK Cycle Time	tDSCCYC	2	_	t _{cyc}
В6	CLKOUT Low to FREEZE Asserted/Negated	t _{FRZAN}	_	50	ns
B7	CLKOUT High to IPIPE1 High Impedance	t _{IPZ}	_	50	ns
B8	CLKOUT High to IPIPE1 Valid	t _{IP}	_	50	ns
В9	DSCLK Low Time	tDSCLO	1	_	t _{cyc}
B10	IPIPE1 High Impedance to FREEZE Asserted	t _{IPFA}	TBD	_	t _{cyc}
B11	FREEZE Negated to IPIPE[0:1] Active	tFRIP	TBD	_	t _{cyc}

NOTES:

^{1.} All AC timing is shown with respect to 20% V_{DD} and 70% V_{DD} levels unless otherwise noted.




Figure A-13 BDM Serial Communication Timing Diagram




Figure A-14 BDM Freeze Assertion Timing Diagram

16 BDM FRZ TIM

16 BDM SER COM TIM



Table A-8 ECLK Bus Timing

 $(V_{DD} \text{ and } V_{DDSYN} = 5.0 \text{ Vdc} \pm 5\%, V_{SS} = 0 \text{ Vdc}, T_A = T_L \text{ to } T_H)^1$

Num	Characteristic	Symbol	Min	Max	Unit
E1	ECLK Low to Address Valid ²	t _{EAD}	_	48	ns
E2	ECLK Low to Address Hold	tEAH	10	_	ns
E3	ECLK Low to CS Valid (CS Delay)	tECSD	_	120	ns
E4	ECLK Low to CS Hold	tECSH	10	_	ns
E5	CS Negated Width	tECSN	25	_	ns
E6	Read Data Setup Time	tEDSR	25	_	ns
E7	Read Data Hold Time	tEDHR	5	_	ns
E8	ECLK Low to Data High Impedance	tEDHZ	_	48	ns
E9	CS Negated to Data Hold (Read)	tECDH	0	_	ns
E10	CS Negated to Data High Impedance	tECDZ	_	1	t _{cyc}
E11	ECLK Low to Data Valid (Write)	tEDDW	_	2	t _{cyc}
E12	ECLK Low to Data Hold (Write)	tEDHW	10	_	ns
E13	Address Access Time (Read) ³	tEACC	308	_	ns
E14	Chip-Select Access Time (Read) ⁴	tEACS	236		ns
E15	Address Setup Time	tEAS	1/2		t _{cyc}

NOTES:

- 1. All AC timing is shown with respect to 20% V_{DD} and 70% V_{DD} levels unless otherwise noted.
- 2. When previous bus cycle is not an ECLK cycle, the address may be valid before ECLK goes low.
- 3. Address access time = $t_{Ecyc} t_{EAD} t_{EDSR}$.
- 4. Chip select access time = $t_{ECSD} t_{ECSD} t_{EDSR}$.




Figure A-15 ECLK Timing Diagram



Table A-9 QSPI Timing


 $(V_{DD} \text{ and } V_{DDSYN} = 5.0 \text{ Vdc} \pm 5\%, V_{SS} = 0 \text{ Vdc}, T_A = T_L \text{ to } T_H$, 200 pF load on all QSPI pins)¹

Num	Function	Symbol	Min	Max	Unit
1	Operating Frequency Master Slave	f _{op}	DC DC	1/4 1/4	f _{sys} f _{sys}
2	Cycle Time Master Slave	t _{qcyc}	4 4	510 —	t _{cyc} t _{cyc}
3	Enable Lead Time Master Slave	t _{lead}	2 2	128 —	^t cyc t _{cyc}
4	Enable Lag Time Master Slave	t _{lag}		1/2 —	SCK t _{cyc}
5	Clock (SCK) High or Low Time Master Slave ²	t _{sw}	2 t _{cyc} – 60 2 t _{cyc} – n	255 t _{cyc} —	ns ns
6	Sequential Transfer Delay Master Slave (Does Not Require Deselect)	t _{td}	17 13	8192 —	t _{cyc} t _{cyc}
7	Data Setup Time (Inputs) Master Slave	t _{su}	30 20	_ _	ns ns
8	Data Hold Time (Inputs) Master Slave	t _{hi}	0 20		ns ns
9	Slave Access Time	ta	_	1	t _{cyc}
10	Slave MISO Disable Time	t _{dis}	_	2	t _{cyc}
11	Data Valid (after SCK Edge) Master Slave	t _V		50 50	ns ns
12	Data Hold Time (Outputs) Master Slave	t _{ho}	0 0	_ _	ns ns
13	Rise Time Input Output	t _{ri} t _{ro}	_ _	2 30	μs ns
14	Fall Time Input Output	t _{fi}		2 30	μs ns

NOTES:


- 1. All AC timing is shown with respect to 20% $\rm V_{DD}$ and 70% $\rm V_{DD}$ levels unless otherwise noted.
- 2. For high time, n = External SCK rise time; for low time, n = External SCK fall time.





16 QSPI MAST CPHA0


Figure A-16 QSPI Timing — Master, CPHA = 0



16 QSPI MAST CPHA1


Figure A-17 QSPI Timing — Master, CPHA = 1





16 QSPI SLV CPHA0

Figure A-18 QSPI Timing — Slave, CPHA = 0



16 QSPI SLV CPHA1

Figure A-19 QSPI Timing — Slave, CPHA = 1



Table A-10 ADC Maximum Ratings

Num	Parameter	Symbol	Min	Max	Unit
1	Analog Supply	V _{DDA}	-0.3	6.5	V
2	Internal Digital Supply, with reference to V _{SSI}	V _{DDI}	-0.3	6.5	V
3	Reference Supply, with reference to V _{SSI}	V _{RH} , V _{RL}	-0.3	6.5	V
4	V _{SS} Differential Voltage	V _{SSI} -V _{SSA}	-0.1	0.1	V
5	V _{DD} Differential Voltage	V _{DDI} –V _{DDA}	-6.5	6.5	V
6	V _{REF} Differential Voltage	V _{RH} –V _{RL}	-6.5	6.5	V
7	V _{RH} to V _{DDA} Differential Voltage	V _{RH} -V _{DDA}	-6.5	6.5	V
8	V _{RL} to V _{SSA} Differential Voltage	V _{RL} -V _{SSA}	-6.5	6.5	V
9	Disruptive Input Current 1,2,3,4,5,6,7 $V_{\mbox{NEGCLAMP}} \cong -0.3 \ V$ $V_{\mbox{POSCLAMP}} \cong 8 \ V$	I _{NA}	-500	500	μА
10	Positive Overvoltage Current Coupling Ratio ^{1,5,6,8}	K _P	2000	_	_
11	Negative Overvoltage Current Coupling Ratio 1,5,6,8	K _N	500	_	_
12	$\label{eq:maximum Input Current 3,4,6} $$V_{NEGCLAMP} \cong -0.3 \ V$$$V_{POSCLAMP} \cong 8 \ V$$$	I _{MA}	-25	25	mA

NOTES:

- 1. Below disruptive current conditions, a stressed channel will store the maximum conversion value for analog inputs greater than V_{RH} and the minimum conversion value for inputs less than V_{RL} . This assumes that $V_{RH} \leq V_{DDA}$ and $V_{RL} \geq V_{SSA}$ due to the presence of the sample amplifier. Other channels are not affected by non-disruptive conditions
- 2. Input signals with large slew rates or high frequency noise components cannot be converted accurately. These signals also interfere with conversion of other channels.
- 3. Exceeding limit may cause conversion error on stressed channels and on unstressed channels. Transitions within the limit do not affect device reliability or cause permanent damage.
- 4. Input must be current limited to the value specified. To determine the value of the required current-limiting resistor, calculate resistance values using positive and negative clamp values, then use the larger of the calculated values.
- 5. This parameter is periodically sampled rather than 100% tested.
- 6. Applies to single pin only.
- 7. The values of external system components can change the maximum input current value, and affect operation. A voltage drop may occur across the external source impedances of the adjacent pins, impacting conversions on these adjacent pins. The actual maximum may need to be determined by testing the complete design.
- 8. Current coupling is the ratio of the current induced from overvoltage (positive or negative, through an external series coupling resistor), divided by the current induced on adjacent pins. A voltage drop may occur across the external source impedances of the adjacent pins, impacting conversions on these adjacent pins



Table A-11 ADC DC Electrical Characteristics (Operating)

 $(V_{SS} = 0 \text{ Vdc}, \text{ADCLK} = 2.1 \text{ MHz}, T_A = T_L \text{ to } T_H)$

Num	Parameter	Symbol	Min	Max	Unit
1	Analog Supply ¹	V_{DDA}	4.5	5.5	V
2	Internal Digital Supply ¹	V _{DDI}	4.5	5.5	V
3	V _{SS} Differential Voltage	V _{SSI –} V _{SSA}	- 1.0	1.0	mV
4	V _{DD} Differential Voltage	$V_{DDI} - V_{DDA}$	- 1.0	1.0	V
5	Reference Voltage Low ^{2,3}	V _{RL}	V _{SSA}	V _{DDA} / 2	V
6	Reference Voltage High ^{2,3}	V _{RH}	V _{DDA} / 2	V_{DDA}	V
7	V _{REF} Differential Voltage ³	V _{RH} – V _{RL}	4.5	5.5	V
8	Input Voltage ²	V _{INDC}	V _{SSA}	V_{DDA}	V
9	Input High, Port ADA	V _{IH}	0.7 (V _{DDA})	V _{DDA} + 0.3	V
10	Input Low, Port ADA	V _{IL}	V _{SSA} _ 0.3	0.2 (V _{DDA})	V
11	Analog Supply Current Normal Operation ⁴ Low-power stop	I _{DDA}	<u> </u>	1.0 200	mA μA
12	Reference Supply Current	I _{REF}	_	250	μΑ
13	Input Current, Off Channel ⁵	loff	_	150	nA
14	Total Input Capacitance, Not Sampling	C _{INN}	_	10	pF
15	Total Input Capacitance, Sampling	C _{INS}	_	15	pF

NOTES:

- 1. Refers to operation over full temperature and frequency range.
- 2. To obtain full-scale, full-range results, $V_{SSA} \le V_{RL} \le V_{INDC} \le V_{RH} \le V_{DDA}$.

 3. Accuracy tested and guaranteed at $V_{RH} V_{RL} = 5.0 \text{ V} \pm 5\%$.

 4. Current measured at maximum system clock frequency with ADC active.

- 5. Maximum leakage occurs at maximum operating temperature. Current decreases by approximately one-half for each 10°C decrease from maximum temperature.



Table A-12 ADC AC Characteristics (Operating)

 $(V_{DD} \text{ and } V_{DDA} = 5.0 \text{ Vdc} \pm 5\%, V_{SS} = 0 \text{ Vdc}, T_A \text{ within operating temperature range})$

Num	Parameter	Symbol	Min	Max	Unit
1	ADC Clock Frequency	f _{ADCLK}	0.5	2.1	MHz
	8-bit Conversion Time ¹				
2	f _{ADCLK} = 1.0 MHz	tCONV	15.2	_	μs
	f _{ADCLK} = 2.1 MHz		7.6		
	10-bit Conversion Time ¹				
3	f _{ADCLK} = 1.0 MHz	tCONV	17.1	_	μs
	f _{ADCLK} = 2.1 MHz		8.6		
4	Stop Recovery Time	t _{SR}	_	10	μs

NOTES:

Table A–13 ADC Conversion Characteristics (Operating)

(V_{DD} and V_{DDA} = 5.0 Vdc \pm 5%, V_{SS} = 0 Vdc, T_{A} = T_{L} to $T_{H},$

 $0.5 \text{ MHz} \le f_{ADCLK} \le 1.0 \text{ MHz}, 2 \text{ clock input sample time})$

Num	Parameter	Symbol	Min	Typical	Max	Unit
1	8-bit Resolution ¹	1 Count	_	20	_	mV
2	8-bit Differential Nonlinearity	DNL	-0.5	_	0.5	Counts
3	8-bit Integral Nonlinearity	INL	-1	_	1	Counts
4	8-bit Absolute Error ²	AE	- 1	_	1	Counts
5	10-bit Resolution ¹	1 Count	_	5	_	mV
6	10-bit Differential Nonlinearity ³	DNL	-0.5	_	0.5	Counts
7	10-bit Integral Nonlinearity ³	INL	-2.0	_	2.0	Counts
8	10-bit Absolute Error ^{3,4}	AE	-2.5	_	2.5	Counts
9	Source Impedance at Input ⁵	R _S	_	20	_	kΩ

NOTES:


- 1. At $V_{RH} V_{RL} = 5.12$ V, one 10-bit count = 5 mV and one 8-bit count = 20 mV.
- 2. 8-bit absolute error of 1 count (20 mV) includes 1/2 count (10 mV) inherent quantization error and 1/2 count (10 mV) circuit (differential, integral, and offset) error.
- Conversion accuracy varies with f_{ADCLK} rate. Reduced conversion accuracy occurs at maximum f_{ADCLK}. Assumes that minimum sample time (2 ADC Clocks) is selected.
- 4. 10-bit absolute error of 2.5 counts (12.5 mV) includes 1/2 count (2.5 mV) inherent quantization error and 2 counts (10 mV) circuit (differential, integral, and offset) error.
- 5. Maximum source impedance is application-dependent. Error resulting from pin leakage depends on junction leakage into the pin and on leakage due to charge-sharing with internal capacitance. Error from junction leakage is a function of external source impedance and input leakage current. Expected error in result value due to junction leakage is expressed in voltage (V_{FRR.I}):

where I_{OFF} is a function of operating temperature, as shown in Table A–11.

Charge-sharing leakage is a function of input source impedance, conversion rate, change in voltage between successive conversions, and the size of the decoupling capacitor used. Error levels are best determined empirically. In general, continuous conversion of the same channel may not be compatible with high source impedance.

^{1.} Conversion accuracy varies with fADCLK rate. Reduced conversion accuracy occurs at maximum.






- A +1/2 COUNT (10 mV) INHERENT QUANTIZATION ERROR
- B CIRCUIT-CONTRIBUTED +10 mV ERROR C + 20 mV ABSOLUTE ERROR (ONE 8-BIT COUNT)

ADC 8-BIT ACCURACY

Figure A-20 8-Bit ADC Conversion Accuracy



A - +.5 COUNT (2.5 mV) INHERENT QUANTIZATION ERROR

B - CIRCUIT-CONTRIBUTED +10 mV ERROR

C - +12.5 mV ABSOLUTE ERROR (2.5 10-BIT COUNTS)

ADC 10-BIT ACCURACY

Figure A-21 10-Bit ADC Conversion Accuracy



Home Page: www.freescale.com

support@freescale.com

USA/Europe or Locations Not Listed:

Freescale Semiconductor Technical Information Center, CH370 1300 N. Alma School Road Chandler, Arizona 85224 (800) 521-6274 480-768-2130 support@freescale.com

Europe, Middle East, and Africa:

Freescale Halbleiter Deutschland GmbH **Technical Information Center** Schatzbogen 7 81829 Muenchen, Germany

+44 1296 380 456 (English)

+46 8 52200080 (English)

+49 89 92103 559 (German) +33 1 69 35 48 48 (French)

support@freescale.com

Japan:

Freescale Semiconductor Japan Ltd. Headquarters ARCO Tower 15F 1-8-1, Shimo-Meguro, Meguro-ku Tokyo 153-0064, Japan 0120 191014 +81 2666 8080

support.japan@freescale.com

Asia/Pacific:

Freescale Semiconductor Hong Kong Ltd. **Technical Information Center** 2 Dai King Street Tai Po Industrial Estate, Tai Po, N.T., Hong Kong +800 2666 8080

support.asia@freescale.com For Literature Requests Only:

Freescale Semiconductor Literature Distribution Center P.O. Box 5405 Denver, Colorado 80217 (800) 441-2447 303-675-2140 Fax: 303-675-2150 LDCForFreescaleSemiconductor @hibbertgroup.com

RoHS-compliant and/or Pb- free versions of Freescale products have the functionality and electrical characteristics of their non-RoHS-compliant and/or non-Pb- free counterparts. For further information, see http://www.freescale.com or contact your Freescale sales representative.

For information on Freescale.s Environmental Products program, go to http://www.freescale.com/epp.

Information in this document is provided solely to enable system and software implementers to use Freescale Semiconductor products. There are no express or implied copyright licenses granted hereunder to design or fabricate any integrated circuits or integrated circuits based on the information in this document. Freescale Semiconductor reserves the right to make changes without further notice to any products herein. Freescale Semiconductor makes no warranty, representation or quarantee regarding the suitability of its products for any particular purpose, nor does Freescale Semiconductor assume any liability arising out of the application or use of any product or circuit, and specifically disclaims any and all liability, including without limitation consequential or incidental damages. "Typical" parameters which may be provided in Freescale Semiconductor data sheets and/or specifications can and do vary in different applications and actual performance may vary over time. All operating parameters, including "Typicals" must be validated for each customer application by customer's technical experts. Freescale Semiconductor does not convey any license under its patent rights nor the rights of others. Freescale Semiconductor products are not designed, intended, or authorized for use as components in systems intended for surgical implant into the body, or other applications intended to support or sustain life, or for any other application in which the failure of the Freescale Semiconductor product could create a situation where personal injury or death may occur. Should Buyer purchase or use Freescale Semiconductor products for any such unintended or unauthorized application, Buyer shall indemnify and hold Freescale Semiconductor and its officers, employees, subsidiaries, affiliates, and distributors harmless against all claims, costs, damages, and expenses, and reasonable attorney fees arising out of, directly or indirectly, any claim of personal injury or death associated with such unintended or unauthorized use, even if such claim alleges that Freescale Semiconductor was negligent regarding the design or manufacture of the part.

