## 72-Segment / 128-Segment LCD Drivers

## CMOS

The MC14LC5003/5004 are 128-segment, multiplexed-by-four LCD Drivers. The MC14LC5002 is the same as MC14LC5003 except for 72 segments. The three devices are functionally the same except for their data input protocols. The MC14LC5002/5003 use a serial interface data input protocol. The devices may be interfaced to the MC68HCXX product families using a minimal amount of software (see example). The MC14LC5004 has a IIC interface and has essentially the same protocol, except that the device sends an acknowledge bit back to the transmitter after each eight-bit byte is received. MC14LC5004 also has a "read mode", whereby data sent to the device may be retrieved via the IIC bus.

The MC14LC5002/5003/5004 drive the liquid crystal displays in a multi-plexed-by-four configuration. The devices accept data from a microprocessor or other serial data source to drive one segment per bit. The chip does not have a decoder, allowing for the flexibility of formatting the segment data externally.

Devices are independently addressable via a two-wire (or three-wire) communication link which can be common with other peripheral devices.

The MC14LC5003/5004 are low cost version of MC145003 and MC145004 without cascading function.

- Drives 72 Segments Per MC14LC5002's Package
- Drives 128 Segments Per MC14LC5003/5004's Package
- May Be Used with the Following LCDs: Segmented Alphanumeric, Bar Graph, Dot Matrix, Custom
- Quiescent Supply Current: $30 \mu \mathrm{~A} @ 2.7 \mathrm{~V}$ VDD
- Operating Voltage Range: 2.7 to 5.5 V
- Operating Temperature Range: -40 to $85^{\circ} \mathrm{C}$
- Separate Access to LCD Drive Section's Supply Voltage to Allow for Temperature Compensation
- See Application Notes AN1066 and AN442


MC14LC5002 PIN ASSIGNMENT


MC14LC5003/MC14LC5004 BLOCK DIAGRAM


MC14LC5003/MC14LC5004 PIN ASSIGNMENT



NC=NO CONNECTION

LUTE MAXIMUM RATINGS (Voltages Referenced to $\mathrm{V}_{\mathrm{SS}}$ )

| Symbol | Parameter | Value | Unit |
| :---: | :--- | :---: | :---: |
| $\mathrm{V}_{\mathrm{DD}}$ | DC Supply Voltage | -0.5 to +6.5 | V |
| $\mathrm{~V}_{\text {in }}$ | Input Voltage, $\mathrm{D}_{\text {in }}$, and Data Clock | -0.5 to +15 | V |
| $\mathrm{~V}_{\text {in osc }}$ | Input Voltage, OSC $_{\text {in }}$ of Master | -0.5 to $\mathrm{V}_{\mathrm{DD}}+0.5$ | V |
| $\mathrm{I}_{\text {in }}$ | DC Input Current, per Pin | $\pm 10$ | mA |
| $\mathrm{~T}_{\mathrm{A}}$ | Operating Temperature Range | -40 to +85 | ${ }^{\circ} \mathrm{C}$ |
| $\mathrm{T}_{\text {stg }}$ | Storage Temperature Range | -65 to +150 | ${ }^{\circ} \mathrm{C}$ |

* Maximum Ratings are those values beyond which damage to the device may occur. Functional operation should be restricted to the limits in the Electrical Characteristics tables or Pin Descriptions section.

This device contains protection circuitry to guard against damage due to high static voltages or electric fields. However, precautions must be taken to avoid applications of any voltage higher than maximum rated voltages to this high-impedance circuit. This device may be light sensitive. Caution should be taken to avoid exposure of this device to any light source during normal operation. This device is not radiation protected.

ELECTRICAL CHARACTERISTICS (Voltages Referenced to $\mathrm{V}_{\mathrm{SS}}, \mathrm{T}_{\mathrm{A}}=25^{\circ} \mathrm{C}$ )

(continued)

CTRICAL CHARACTERISTICS（Continued）

\begin{tabular}{|c|c|c|c|c|c|c|c|}
\hline Characteristic \& Symbol \& \[
\begin{gathered}
\mathrm{V}_{\mathrm{DD}} \\
\mathrm{~V}
\end{gathered}
\] \& \[
\underset{\mathrm{VCD}}{\mathrm{~V}}
\] \& Min \& Typical \& Max \& Unit \\
\hline \begin{tabular}{l}
Frequencies \\
OSC2 Frequency＠R1；R1＝ \(200 \mathrm{k} \Omega\) BP Frequency＠R1 OSC2 Frequency＠R2；R2＝ \(996 \mathrm{k} \Omega\)
\end{tabular} \& \[
\begin{aligned}
\& \mathrm{f}_{\mathrm{OSC}} \\
\& \mathrm{f}_{\mathrm{BP}} \\
\& \mathrm{f}_{\mathrm{OSC} 2}
\end{aligned}
\] \& \[
\begin{aligned}
\& 5 \\
\& 5 \\
\& 5
\end{aligned}
\] \& \[
\begin{aligned}
\& 5 \\
\& 5 \\
\& 5
\end{aligned}
\] \& \[
\begin{aligned}
\& 100 \\
\& 100 \\
\& 23
\end{aligned}
\] \& - \& \[
\begin{gathered}
150 \\
150 \\
33
\end{gathered}
\] \& \[
\begin{gathered}
\mathrm{kHz} \\
\mathrm{~Hz} \\
\mathrm{kHz}
\end{gathered}
\] \\
\hline Average DC Offset Voltage（BP Relative to FP） \& \(\mathrm{V}_{\mathrm{OO}}\) \& 5 \& 2.8 \& －50 \& － \& ＋50 \& mV \\
\hline \multirow[t]{2}{*}{Input Voltage＂0＂Level

＂1＂Level} \& $$
\begin{aligned}
& \mathrm{V}_{\mathrm{IL}} \\
& \mathrm{~V}_{\mathrm{IL}}
\end{aligned}
$$ \& \[

$$
\begin{aligned}
& 2.8 \\
& 5.5
\end{aligned}
$$

\] \& \[

$$
\begin{aligned}
& 5 \\
& 5
\end{aligned}
$$

\] \& － \& － \& \[

$$
\begin{aligned}
& 0.85 \\
& 1.65
\end{aligned}
$$
\] \& \multirow[t]{2}{*}{V} <br>

\hline \& $$
\begin{aligned}
& \mathrm{V}_{\mathrm{IH}} \\
& \mathrm{~V}_{\mathrm{IH}}
\end{aligned}
$$ \& \[

$$
\begin{aligned}
& 2.8 \\
& 5.5
\end{aligned}
$$

\] \& \[

$$
\begin{aligned}
& 5 \\
& 5
\end{aligned}
$$

\] \& \[

$$
\begin{gathered}
2 \\
3.85
\end{gathered}
$$
\] \& － \& － \& <br>

\hline \multirow[t]{8}{*}{Output Drive Current－Backplanes $V_{0}$} \& \[
$$
\begin{gathered}
\mathrm{I}_{\mathrm{BH}}{ }^{*} \mathrm{I}_{\mathrm{BL}}
\end{gathered}
$$

\] \& \[

$$
\begin{aligned}
& 5 \\
& 5
\end{aligned}
$$

\] \& \[

$$
\begin{aligned}
& 2.8 \\
& 2.8
\end{aligned}
$$

\] \& \[

$$
\begin{aligned}
& -240 \\
& -240
\end{aligned}
$$
\] \& 二 \& － \& \multirow[t]{8}{*}{$\mu \mathrm{A}$} <br>

\hline \& $$
\begin{aligned}
& \mathrm{I}_{\mathrm{BH}} \\
& \mathrm{I}_{\mathrm{BL}}
\end{aligned}
$$ \& \[

$$
\begin{aligned}
& 5 \\
& 5
\end{aligned}
$$

\] \& \[

$$
\begin{aligned}
& 2.8 \\
& 2.8
\end{aligned}
$$

\] \& \[

$$
\begin{aligned}
& 260 \\
& 260
\end{aligned}
$$
\] \& 二 \& 二 \& <br>

\hline \& $$
\mathrm{I}_{\mathrm{BH}}
$$ \& \[

$$
\begin{aligned}
& 5 \\
& 5
\end{aligned}
$$

\] \& \[

$$
\begin{aligned}
& 2.8 \\
& 2.8
\end{aligned}
$$
\] \& 40 \& － \& 2 \& <br>

\hline \& $$
\begin{aligned}
& \mathrm{I}_{\mathrm{BH}} \\
& \mathrm{I}_{\mathrm{BL}}
\end{aligned}
$$ \& \[

$$
\begin{aligned}
& 5 \\
& 5
\end{aligned}
$$

\] \& \[

$$
\begin{aligned}
& 2.8 \\
& 2.8
\end{aligned}
$$
\] \& －40 \& 二 \& －1 \& <br>

\hline \& $$
\begin{aligned}
& \mathrm{I}_{\mathrm{BH}} \\
& \mathrm{I}_{\mathrm{BL}}
\end{aligned}
$$ \& \[

$$
\begin{aligned}
& 5 \\
& 5
\end{aligned}
$$

\] \& \[

$$
\begin{aligned}
& 5.5 \\
& 5.5
\end{aligned}
$$

\] \& \[

$$
\begin{aligned}
& -520 \\
& -520
\end{aligned}
$$
\] \& 二 \& \& <br>

\hline \& $$
\begin{aligned}
& \mathrm{I}_{\mathrm{BH}} \\
& \mathrm{I}_{\mathrm{BL}}
\end{aligned}
$$ \& \[

$$
\begin{aligned}
& 5 \\
& 5
\end{aligned}
$$

\] \& \[

$$
\begin{aligned}
& 5.5 \\
& 5.5
\end{aligned}
$$

\] \& \[

$$
\begin{aligned}
& 600 \\
& 600
\end{aligned}
$$
\] \& － \& \& <br>

\hline \& $$
\begin{aligned}
& \mathrm{I}_{\mathrm{BH}} \\
& \mathrm{I}_{\mathrm{BL}}
\end{aligned}
$$ \& \[

$$
\begin{aligned}
& 5 \\
& 5
\end{aligned}
$$

\] \& \[

$$
\begin{aligned}
& 5.5 \\
& 5.5
\end{aligned}
$$
\] \& 55 \& 二 \& $\overline{1}$ \& <br>

\hline \& $$
\begin{aligned}
& \mathrm{I}_{\mathrm{BH}} \\
& \mathrm{I}_{\mathrm{BL}}
\end{aligned}
$$ \& \[

$$
\begin{aligned}
& 5 \\
& 5
\end{aligned}
$$

\] \& \[

$$
\begin{aligned}
& 5.5 \\
& 5.5
\end{aligned}
$$
\] \& －35 \& － \& －1 \& <br>

\hline Pulse Width，Data Clock（Figure 1） \& $\mathrm{t}_{\text {w }}$ \& \[
$$
\begin{aligned}
& 5 \\
& 3
\end{aligned}
$$

\] \& \& \[

$$
\begin{aligned}
& 100 \\
& 100
\end{aligned}
$$
\] \& 二 \& － \& ns <br>

\hline DCLK Rise／Fall Time（Figure 1） \& $\mathrm{t}_{\mathrm{r}} \mathrm{t}_{\mathrm{f}}$ \& \[
$$
\begin{aligned}
& 5 \\
& 3
\end{aligned}
$$

\] \& \& － \& － \& \[

$$
\begin{aligned}
& 120 \\
& 120
\end{aligned}
$$
\] \& $\mu \mathrm{s}$ <br>

\hline Setup Time， $\mathrm{D}_{\text {in }}$ to DCLK $\quad$（Figure 2） \& $\mathrm{t}_{\text {su }}$ \& $$
\begin{aligned}
& 5 \\
& 3
\end{aligned}
$$ \& \& 20

20 \& － \& － \& ns <br>

\hline Hold Time， $\mathrm{D}_{\text {in }}$ to DCLK ${ }^{\text {a }}$（Figure 2） \& $t_{\text {h }}$ \& \[
$$
\begin{aligned}
& 5 \\
& 3
\end{aligned}
$$

\] \& \& \[

$$
\begin{aligned}
& 40 \\
& 60
\end{aligned}
$$
\] \& － \& － \& ns <br>

\hline Hold Time for START condition（Figure 2） \& $\mathrm{t}_{\text {start }}$ \& \[
$$
\begin{aligned}
& 5 \\
& 3
\end{aligned}
$$

\] \& \& \[

$$
\begin{aligned}
& 100 \\
& 100
\end{aligned}
$$
\] \& － \& － \& ns <br>

\hline Hold Time for STOP condition（Figure 2） \& $\mathrm{t}_{\text {stop }}$ \& \[
$$
\begin{aligned}
& 5 \\
& 3
\end{aligned}
$$

\] \& \& \[

$$
\begin{aligned}
& \hline 100 \\
& 100
\end{aligned}
$$
\] \& － \& － \& ns <br>

\hline DCLK Low to ENB High（Figure 3） \& $t_{\text {h }}$ \& $$
\begin{aligned}
& 5 \\
& 3
\end{aligned}
$$ \& \& 20

20 \& － \& － \& ns <br>

\hline ENB High to DCLK High（Figure 3） \& $\mathrm{t}_{\text {rec }}$ \& \[
$$
\begin{aligned}
& 5 \\
& 3
\end{aligned}
$$

\] \& \& \[

$$
\begin{aligned}
& 20 \\
& 20
\end{aligned}
$$
\] \& － \& － \& ns <br>

\hline ENB High Pulse Width（Figure 3） \& $\mathrm{t}_{\text {w }}$ \& \[
$$
\begin{aligned}
& 5 \\
& 3
\end{aligned}
$$

\] \& \& \[

$$
\begin{aligned}
& 100 \\
& 100
\end{aligned}
$$
\] \& － \& － \& ns <br>

\hline ENB Low to DCLK High（Figure 3） \& $\mathrm{t}_{\text {su }}$ \& $$
\begin{aligned}
& 5 \\
& 3
\end{aligned}
$$ \& \& 20

20 \& － \& － \& ns <br>
\hline
\end{tabular}

NOTE：Timing for Figures 1，2，and 3 are design estimates only．
＊For a time（ $\mathrm{t}=4 /$ OSC FREQ．）after the backplane waveform changes to a new voltage level，the circuit is maintained in the high－current state to allow the load capacitances to charge quickly．The circuit is then returned to the low－current state until the next voltage change．

## SWITCHING WAVEFORMS



Figure 1.


Figure 2.


Figure 3.

## FUNCTIONAL DESCRIPTION

The MC14LC5002/5003/5004 have essentially two sections which operate asynchronously from each other; the data input and storage section and the LCD drive section. The LCD drive and timing is derived from the oscillator, while the data input and storage is controlled by the Data In ( $\mathrm{D}_{\text {in }}$ ), Data Clock (DCLK), Address (A0, A1, A2), and Enable (ENB) pins.

Data is shifted serially into the 128-bit shift register and arranged into four consecutive blocks of 32 parallel data bits. A time-multiplex of the four backplane drivers is made (each backplane driver becoming active then inactive one after another) and, at the start of each backplane active period, the corresponding block of 32 bits is made available at the frontplane drivers. A high input to a plane driver turns the driver on, and a low input turns the driver off.

Figure 4 shows the sequence of backplanes. Figure 5 shows the possible configurations of the frontplanes relative to the backplanes. When a backplane driver is on, its output switches
from $V_{L C D}$ to 0 V , and when it is off, it switches from $1 / 3 \mathrm{~V}_{\mathrm{LCD}}$ to $2 / 3 \mathrm{~V}_{\text {LCD }}$. When a frontplane driver is on, its output switches from 0 V to $\mathrm{V}_{\mathrm{LCD}}$, and when it is off, it switches from $2 / 3 V_{L C D}$ to $1 / 3 V_{L C D}$.

The LCD drive and timing section provides the multiplex signals and backplane driver input signals and formats the frontplane and backplane waveforms.

The address pins are used to uniquely distinguish LCD driver from any other chips on the same bus and to define LCD driver as the "master" in the system. There must be one master in any system.

The enable pin may be used as a third control line in the communication bus. It may be used to define the moment when the data is latched. If not used, then the data is latched after 128 bits of data have been received.


Figure 4. Backplane Sequence


Figure 5. Frontplane Combinations

## A0, A1,A2 for MC14LC5003/5004

## A0/A1,A2 for MC14LC5002

## Address Inputs

The address pins must be tied to $\mathrm{V}_{\mathrm{DD}}$. This defines the normal operation mode.

## CAUTION

The configuration $A 0, A 1, A 2=111$ must be used. The configuration $A 0, A 1, A 2=000$ is reserved for Motorola's use only. All three address pins should never be tied to 0 V simultaneously.

## ENB

## Enable Input

If the ENB pin is tied to $V_{D D}$, the MC14LC5002/5003/5004 will always latch the data after 128 bits have been received. The latched data is multiplexed and fed to the frontplane drivers for display. If external control of this latching function is required, then the ENB pin should be held low, followed by one high pulse on ENB when data display is required. (This may be useful in a system where MC14LC5002/5003/5004 is permanently addressed and only the last 128 bits of data sent are required to be latched for display). The pulse on the ENB pin must occur while DCLK is high.
DCLK, $\mathrm{D}_{\text {in }}$
Data Clock and Data Input
Address input and data input controls. See Data Input Protocol sections for relevant option.

OSC1, OSC2

## Oscillator Pins

To use the on-board oscillator, an external resistor should be connected between OSC1 and OSC2. Optionally, the OSC1 pin may be driven by an externally generated clock signal.
A resistor of $680 \mathrm{k} \Omega$ connected between OSC1 and OSC2 pins gives an oscillator frequency of about 30 kHz , giving approximately 30 Hz as seen at the LCD driver outputs. A resistor of $200 \mathrm{k} \Omega$ gives about 100 kHz , which results in 100 Hz at the driver outputs. LCD manufacturers recommend an LCD drive frequency of between 30 Hz and 100 Hz . See Figure 6.


Figure 6. Oscillator Frequency vs. Load Resistance

## (Approximate)

## FP1-FP32

Frontplane Drivers
Frontplane driver outputs.

## BP1-BP4

Backplane Drivers
Backplane driver outputs.
$V_{\text {LCD }}$
LCD Driver Supply
Power supply input for LCD drive outputs. May be used to supply a temperature-compensated voltage to the LCD drive section, which can be separate from the logic voltage supply, $V_{D D}$.
$V_{D D}$
Positive Power Supply
This pin supplies power to the main processor interface and logic portions of the device. The voltage range is 2.7 to 5.5 V with respect to the $\mathrm{V}_{\mathrm{SS}}$ pin.

For optimum performance, $\mathrm{V}_{\mathrm{DD}}$ should be bypassed to $V_{S S}$ using a low inductance capacitor mounted very closely to these pins. Lead length on this capacitor should be minimized.
$V_{S S}$
Ground
Common ground.

## DATA INPUT PROTOCOL

Two-wire communication bus DCLK, $\mathrm{D}_{\text {in }}$; three-wire communication bus DCLK, $\mathrm{D}_{\mathrm{in}}$, $\overline{\mathrm{ENB}}$.

## MC14LC5002/5003 — SERIAL INTERFACE DEVICE (FIGURE 7)

Before communication with an MC14LC5002/5003 can begin, a start condition must be set up on the bus by the transmitter. To establish a start condition, the transmitter must pull the data line low for at least one clock-pulse time while the clock line is high. The "idle" state for the clock line and data line is the high state.
After the start condition has been established, an eight-bit address ( 01111110 ) should be sent by the transmitter. If the address sent corresponds to the address of the MC14LC5002/5003 then on each successive clock pulse, the addressed device will accept a data bit.

If the $\overline{\mathrm{ENB}}$ pin is permanently high, then the addressed MC14LC5002/5003's internal counter latches the data to be displayed after 128 data bits have been received. Otherwise, the control of this latch function may be overridden by holding the ENB line low until the new data is required to be displayed, then a high pulse should be sent on the ENB line. The high pulse must be sent during DCLK high (clock idle).

To end communication with an MC14LC5002/5003, a stop condition should be set up on the bus (or another start condition may be set up if another communication is desired). To establish a stop condition, the transmitter must pull the data line high for at least one clock-pulse time while the clock line is high. Note that the communication channel to an addressed device may be left open after the 128 data bits have been sent by not setting up a stop or a start condition. In such a case, the 129th rising DCLK edge, which normally would be used to set up the stop or start condition, is ignored by the MC14LC5002/5003 and data continues to be received on the 130th rising DCLK. The latch function continues to work as normal (i.e., data is be latched either after each block of 128 data bits has been received or under external control as required).

At any time during data transmission, the transfer may be interrupted with a stop condition. Data transmission may be resumed with a start condition and resending the address.

## MC14LC5004 - IIC DEVICE (FIGURE 8)

Before communication with an MC14LC5004 can begin, a start condition must be set up on the bus by the controller. To establish a start condition, the controller must pull the data
line low for at least one clock-pulse time while the clock line is high.

After the start condition has been established, an eight-bit address ( $0111111 \mathrm{X}_{0}$ ) should be sent by the controller followed by an extra clock pulse while the data line is left high. In this option, only the seven most significant bits of the address are used to uniquely define devices on the bus, the least significant bit $X_{0}$ is used as a read/write control: if the least significant bit is 0 , then the controller writes to the LCD driver; if it is 1 , then the controller reads from the LCD driver's 128-bit shift register on a first-in first-out basis. If the seven most significant address bits sent correspond to the address of the LCD driver then the addressed LCD driver responds by sending an "acknowledge" bit back to the controller (i.e., the LCD driver pulls the data line low during the extra clock pulse supplied by the controller). If the least significant address bit was 0 , then the controller should continue to send data to the LCD driver in blocks of eight bits followed by an extra ninth clock pulse to allow the LCD driver to pull the data line $D_{\text {in }}$ low as an acknowledgment. If the least significant address bit was 1 , then the LCD driver sends data back to the controller (the clock is supplied by the controller). After each successive group of eight bits sent, the LCD driver leaves the data line high for one pulse.

If the ENB pin is permanently high, then the addressed MC14LC5004's internal counter latches the data to be displayed after 128 data bits have been received. Otherwise the control of this latch function may be overridden by holding the ENB line low until the new data is required to be displayed, then a high pulse should be sent on the ENB line. The high pulse must be sent during DCLK high (clock idle).

To end communication with an MC14LC5004, a stop condition should be set up on the bus (or another start condition may be set up if another communication is desired). To establish a stop condition, the transmitter must pull the data line high for at least one clock-pulse time while the clock line is high. Note that the communication channel to an addressed device may be left open after the 128 data bits have been sent by not setting up a stop or a start condition. In such a case the rising DCLK edge which comes after all 128 data bits have been sent and after the last acknowledge-related clock pulse has been made is ignored; data continues to be received on the following DCLK high. The latch function continues to work as normal (i.e., data is latched either after each block of 128 data bits has been received or under external control as required).

At any time during data transmission, the transfer may be interrupted with a stop condition. Data transmission may be resumed with a start condition and resending the address.



Figure 8 . Data Input MC14LC5004 (IIC Device)

## APPLICATION INFORMATION

Figure 9 shows an interface example for serial data interface.
Example 1 contains the software to use HCO 5 with MC14LC5003 in serial data interface.


Figure 9. Serial Interface Example Between MC68HC05 and MC14LC5003

| PORTC | EQU | \$02 | PORTC |
| :---: | :---: | :---: | :---: |
| DDRC | EQU | \$06 | PORTDC |
| SEN | EQU | \$07 | ENABLE PIN, PC7 |
| SCL | EQU | \$06 | CLOCK PIN, PC6 |
| SDA | EQU | \$05 | DATA PIN, PC5 |
| DOUT | EQU | \$FF | OUTPUT DATA |
|  | ORG | \$0050 |  |
| W1 | RMB | 1 |  |
| COUNT | RMB | 1 |  |
|  | ORG | \$1FFE | ADDRESS OF RESET VECTOR OF MC68HC805C4 |
|  | FCB | \# \$01 | RESET VECTOR |
|  | FCB | \#\$00 |  |
| *** Ma | Prog | start at | 0100 *** |
|  | ORG | \$0100 |  |
| START | LDA | \#DOUT | SET DATA LINE OUTPUT |
|  | STA | DDRC |  |
| AGAIN |  |  |  |
|  | LDX | \# \$00 |  |
|  | BSET | SDA, PORTC | IDLE STATE |
|  | BSET | SCL, PORTC | CLOCK AND DATA ARE HIGH |
| READY | BSET | SEN, PORTC | EN=1 |
|  | LDA | \#\$11 | SET ADDRESS AND 8 CHARACTERS |
|  | STA | W1 |  |
|  | BCLR | SDA, PORTC | START CONDITION, DATA LOW WHILE CLOCK HIGH |
| LBYTE | CLC |  |  |
|  | LDA | \# \$08 |  |
|  | STA | COUNT | 8 BITS TO SHIFT |
|  | LDA | SEND, X | GET A BYTE |
|  | INCX |  |  |


| [ | BCLR | SCL, PORTC | CLOCK LOW |
| :---: | :---: | :---: | :---: |
|  | ROLA |  |  |
|  | BCC | DZERO | DATA BIT=0 ? |
|  | BSET | SDA, PORTC | NO, BIT=1 AND DATA HIGH |
|  | JMP | CLKHI |  |
| DZERO | BCLR | SDA, PORTC | DATA LOW |
| CLKHI | BSET | SCL, PORTC | CLOCK HIGH |
|  | DEC | COUNT |  |
|  | BNE | LBIT |  |
|  | DEC | W1 |  |
|  | BNE | LBYTE | LAST BYTE ? |
| STOP | BCLR | SCL, PORTC |  |
|  | BCLR | SDA, PORTC | STOP CONDITION |
|  | BSET | SCL, PORTC | DATA GOES HIGH WHILE CLOCK HIGH |
|  | BSET | SDA, PORTC |  |
|  | BCLR | SEN, PORTC | EN=0 |
|  | RTS |  |  |

*** End of Program ***
*** LCD Address and Data ***

SEND

```
FCB $7E LCD DRIVER ADDRESS
FCB $FF, $FF, $FF, $FF, $FF, $FF, $FF, $FF DATA TO SENT
FCB $FF, $FF, $FF, $FF, $FF, $FF, $FF, $FF
RTS
```

Example 1. Serial Data Interface Method
Figure 10 shows an interface example for IIC interface.


Figure 10. IIC Interface Example Between MC68HC05 and MC14LC5004

QFP
FU SUFFIX
CASE 848B-02


## PACKAGE DIMENSIONS

TQFP
FB SUFFIX
CASE 873A-02


## BOND PAD LAYOUT



For MCC14LC5003 / MCC14LC5004 BARE DIE \& MCC14LC5003Z / MCC14LC5004Z AU BUMP DIE :
DIE SIZE : $1981.2 \times 3022.6 \mu \mathrm{~m}^{2}$
( $78 \times 119 \mathrm{mil}^{2}, 1 \mathrm{mil} \sim 25.4 \mu \mathrm{~m}$ )
AU BUMP SIZE : $70 \times 70 \mu \mathrm{~m}^{2}$
RESERVED AREA :

| AREA | COORDINATES |  |
| :---: | ---: | ---: |
|  | $\mathbf{X}$ | $\mathbf{Y}$ |
|  | -445 | 193 |
|  | -445 | 45 |
|  | -300 | 45 |
|  | -300 | 193 |
|  | -74 | -910 |
|  | -74 | -1100 |
|  | 368 | -1100 |
|  | 368 | -910 |

Dimensions in $\mu \mathrm{m}$
Note:

1. Reserved area contains dummy bumps for IC bumping process alignment and IC identifications.
2. No conductive tracks should be laid underneath reserved area to avoid short circuit.
3. Reserved area applies to Au bump die only. It does not apply to bare die.

## Die Pad Coordinates

| Die <br> Pad No. | Pin Name | Coordinates |  |
| :---: | :--- | ---: | ---: |
|  |  | $\mathbf{X}$ | $\mathbf{Y}$ |
| 1 | FP32 | -736.002 | 929.199 |
| 2 | FP31 | -736.002 | 781.999 |
| 3 | FP30 | -736.002 | 634.799 |
| 4 | FP29 | -736.002 | 487.599 |
| 5 | FP28 | -736.002 | 340.399 |
| 6 | FP27 | -736.002 | 193.199 |
| 7 | FP26 | -736.002 | 45.999 |
| 8 | FP25 | -736.002 | -101.201 |
| 9 | FP24 | -736.002 | -248.401 |
| 10 | FP23 | -736.002 | -395.601 |
| 11 | FP22 | -736.002 | -542.801 |
| 12 | FP21 | -736.002 | -690.001 |
| 13 | FP20 | -736.002 | -837.201 |
| 14 | FP19 | -736.002 | -1205.601 |
| 15 | FP18 | -588.802 | -1205.601 |
| 16 | FP17 | -441.602 | -1205.601 |
| 17 | FP16 | -294.402 | -1205.601 |
| 18 | FP15 | -147.202 | -1205.601 |
| 19 | VLCD | 0.000 | -1205.600 |
| 20 | VSS | 147.200 | -1205.600 |
| 21 | FP14 | 294.398 | -1205.601 |
| 22 | FP13 | 441.598 | -1205.601 |
| 23 | FP12 | 588.798 | -1205.601 |
| 24 | FP11 | 735.998 | -1205.601 |
|  |  |  |  |


| Die <br> Pad No. | Pin Name | Coordinates |  |
| :---: | :--- | ---: | ---: |
|  |  | $\mathbf{X}$ | $\mathbf{Y}$ |
| 25 | FP10 | 735.998 | -837.201 |
| 26 | FP9 | 735.998 | -690.001 |
| 27 | FP8 | 735.998 | -542.801 |
| 28 | FP7 | 735.998 | -395.601 |
| 29 | FP6 | 735.998 | -248.401 |
| 30 | FP5 | 735.998 | -101.201 |
| 31 | FP4 | 735.998 | 45.999 |
| 32 | FP3 | 735.998 | 193.199 |
| 33 | FP2 | 735.998 | 340.399 |
| 34 | FP1 | 735.998 | 487.599 |
| 35 | NC | 736.000 | 634.800 |
| 36 | DCLK | 736.000 | 782.000 |
| 37 | DIN | 736.000 | 929.200 |
| 38 | ENB | 736.000 | 1205.600 |
| 39 | A2 | 588.800 | 1205.600 |
| 40 | A1 | 441.600 | 1205.600 |
| 41 | A0 | 294.400 | 1205.600 |
| 42 | BP4 | 147.198 | 1205.599 |
| 43 | BP3 | -0.002 | 1205.599 |
| 44 | BP2 | -147.202 | 1205.599 |
| 45 | BP1 | -294.402 | 1205.599 |
| 46 | VDD | -441.600 | 1205.600 |
| 47 | OSC2 | -588.800 | 1205.600 |
| 48 | OSC1 | -736.000 | 1205.600 |
|  |  |  |  |

