72-Segment / 128-Segment LCD Drivers CMOS

The MC14LC5003/5004 are 128-segment, multiplexed-by-four LCD Drivers. The MC14LC5002 is the same as MC14LC5003 except for 72 segments. The three devices are functionally the same except for their data input protocols. The MC14LC5002/5003 use a serial interface data input protocol. The devices may be interfaced to the MC68HCXX product families using a minimal amount of software (see example). The MC14LC5004 has a IIC interface and has essentially the same protocol, except that the device sends an acknowledge bit back to the transmitter after each eight-bit byte is received. MC14LC5004 also has a "read mode", whereby data sent to the device may be retrieved via the IIC bus.

The MC14LC5002/5003/5004 drive the liquid crystal displays in a multiplexed-by-four configuration. The devices accept data from a microprocessor or other serial data source to drive one segment per bit. The chip does not have a decoder, allowing for the flexibility of formatting the segment data externally.

Devices are independently addressable via a two-wire (or three-wire) communication link which can be common with other peripheral devices.

The MC14LC5003/5004 are low cost version of MC145003 and MC145004 without cascading function.

- Drives 72 Segments Per MC14LC5002's Package
- Drives 128 Segments Per MC14LC5003/5004's Package
- May Be Used with the Following LCDs: Segmented Alphanumeric, Bar Graph, Dot Matrix, Custom
- Quiescent Supply Current: 30 μA @ 2.7 V V_{DD}
- Operating Voltage Range: 2.7 to 5.5 V
- Operating Temperature Range: -40 to 85°C
- Separate Access to LCD Drive Section's Supply Voltage to Allow for Temperature Compensation
- See Application Notes AN1066 and AN442

MC14LC5002 MC14LC5003 MC14LC5004



QFP FU SUFFIX CASE 848B TQFP FB SUFFIX

CASE 873A


ORDERING INFORMATION

MC14LC5002FB TQFP MC14LC5003FU QFP MC14LC5004FU QFP


MCC14LC5003 BARE DIE
MCC14LC5004 BARE DIE
MCC14LC5003Z AU BUMP DIE
MCC14LC5004Z AU BUMP DIE



MC14LC5002 BLOCK DIAGRAM




MC14LC5002 PIN ASSIGNMENT






MC14LC5003/MC14LC5004 BLOCK DIAGRAM



MC14LC5003/MC14LC5004 PIN ASSIGNMENT



NC=NO CONNECTION



LUTE MAXIMUM RATINGS (Voltages Referenced to V_{SS})

Symbol	Parameter	Value	Unit
V_{DD}	DC Supply Voltage	- 0.5 to + 6.5	V
V _{in}	Input Voltage, D _{in} , and Data Clock	- 0.5 to + 15	V
V _{in osc}	Input Voltage, OSC _{in} of Master	- 0.5 to V _{DD} + 0.5	V
I _{in}	DC Input Current, per Pin	± 10	mA
T _A	Operating Temperature Range	- 40 to + 85	°C
T _{stg}	Storage Temperature Range	- 65 to + 150	°C

^{*} Maximum Ratings are those values beyond which damage to the device may occur. Functional operation should be restricted to the limits in the Electrical Characteristics tables or Pin Descriptions section.

This device contains protection circuitry to guard against damage due to high static voltages or electric fields. However, precautions must be taken to avoid applications of any voltage higher than maximum rated voltages to this high-impedance circuit. This device may be light sensitive. Caution should be taken to avoid exposure of this device to any light source during normal operation. This device is not radiation protected.

ELECTRICAL CHARACTERISTICS (Voltages Referenced to V_{SS}, T_A= 25°C)

Characteristic	Symbol	V _{DD} V	V _{LCD}	Min	Typical	Max	Unit
Output Drive Current — Frontplanes $V_O = 0.15 \text{ V}$	I _{FH}	5 5	2.7 2.7	260 260	_		μА
$V_{O} = 2.65 \text{ V}$	I _{FH}	5 5	2.7 2.7	-240 -240	_	_ _	
$V_{O} = 1.72 \text{ V}$	I _{FH}	5 5	2.7 2.7	-40 —	_	 -1.5	
$V_{O} = 1.08 \text{ V}$	I _{FH}	5 5	2.7 2.7	40 —	_	_ 2	
$V_{O} = 0.15 \text{ V}$	I _{FH} I _{FL}	5 5	5.5 5.5	600 600	_	_	
$V_{O} = 5.35 \text{ V}$	I _{FH}	5 5	5.5 5.5	-520 -520	_	_ _	
$V_{O} = 3.52 \text{ V}$	I _{FH}	5 5	5.5 5.5	-35 —	_	 -1.5	
V _O = 1.98 V	I _{FH}	5 5	5.5 5.5	55 —	_	-	
Supply Standby Currents (No Clock) $I_{DD} = Standby @ I_{out} = 0 \ \mu A$ $I_{LCD} = Standby @ I_{out} = 0 \ \mu A$ $I_{DD} = Standby @ I_{out} = 0 \ \mu A$ $I_{LCD} = Standby @ I_{out} = 0 \ \mu A$	I _{DDS} I _{LCDS} I _{DDS} I _{LCDS}	2.7 — 5.5 —	 2.7 5.5	 - - -	_ _ _	30 800 50 1500	μА
Supply Currents (f_{OSC}) = 110 kHz I_{DD} = Quiescent @ I_{out} = 0 μ A, no loading I_{DD} = Quiescent @ loading = 270pF I_{DD} = Quiescent @ I_{out} = 0 μ A, no loading I_{DD} = Quiescent @ loading = 270pF I_{LCD} = Quiescent @ I_{out} = 0 μ A, no loading I_{LCD} = Quiescent @ I_{out} = 0 μ A, no loading	I _{DDQ} I _{DDQ} I _{DDQ} I _{DDQ} I _{DDQ} I _{LCDQ} I _{LCDQ}	2.7 2.7 5.5 5.5 —		111111	30 — 170 — —		μА
Input Current	I _{in}	_	_	-0.1	_	0.1	μΑ
Input Capacitance	C _{in}	_	_	_	_	7.5	pF

(continued)



CTRICAL CHARACTERISTICS (Continued)


Characteristic		Symbol	V _{DD}	V _{LCD}	Min	Typical	Max	Unit
Frequencies OSC2 Frequency @ R1; BP Freq OSC2 Frequency @ R2;	f _{OSC2} f _{BP} f _{OSC2}	5 5 5	5 5 5	100 100 23	_ _ _	150 150 33	kHz Hz kHz	
Average DC Offset Voltage (BP Relati	ve to FP)	V _{oo}	5	2.8	-50	_	+50	mV
Input Voltage	"0" Level	V _{IL} V _{IL}	2.8 5.5	5 5	-	_	0.85 1.65	V
	"1" Level	V _{IH} V _{IH}	2.8 5.5	5 5	2 3.85	_	_ _	
Output Drive Current — Backplanes	V _O = 2.65 V	I _{BH} *	5 5	2.8 2.8	-240 -240	_	_	μА
	$V_0 = 0.15 \text{ V}$	I _{BH} I _{BL}	5 5	2.8 2.8	260 260	_	_ _	
	$V_0 = 1.08V$	I _{BH} I _{BL}	5 5	2.8 2.8	40 —	_	2	
	V _O = 1.72 V	I _{BH} I _{BL}	5 5	2.8 2.8	-40 —	_	- -1	
	$V_0 = 5.35 \text{ V}$	I _{BH} I _{BL}	5 5	5.5 5.5	-520 -520	_	_	
	$V_0 = 0.15 \text{ V}$	I _{BH} I _{BL}	5 5	5.5 5.5	600 600	_	_	
	V _O = 1.98 V	I _{BH} I _{BL}	5 5	5.5 5.5	55 —	_	-	
	V _O = 3.52 V	I _{BH} I _{BL}	5 5	5.5 5.5	-35 —		<u> </u>	
Pulse Width, Data Clock	(Figure 1)	t _w	5 3		100 100	_	_	ns
DCLK Rise/Fall Time	(Figure 1)	t _r , t _f	5 3			_	120 120	μs
Setup Time, D _{in} to DCLK	(Figure 2)	t _{su}	5 3		20 20	_		ns
Hold Time, D _{in} to DCLK	(Figure 2)	t _h	5 3		40 60	_		ns
Hold Time for START condition	(Figure 2)	t _{start}	5 3		100 100	_	_	ns
Hold Time for STOP condition	(Figure 2)	t _{stop}	5 3		100 100	_	_	ns
DCLK Low to ENB High (Figure 3)		t _h	5 3		20 20	_	_	ns
ENB High to DCLK High (Figure 3)		t _{rec}	5 3		20 20		<u> </u>	ns
ENB High Pulse Width	(Figure 3)	t _w	5 3		100 100	_		ns
ENB Low to DCLK High	(Figure 3)	t _{su}	5 3		20 20	_	_	ns


NOTE: Timing for Figures 1, 2, and 3 are design estimates only.

^{*} For a time (t = 4/OSC FREQ.) after the backplane waveform changes to a new voltage level, the circuit is maintained in the high-current state to allow the load capacitances to charge quickly. The circuit is then returned to the low-current state until the next voltage change.



SWITCHING WAVEFORMS








Figure 3.



FUNCTIONAL DESCRIPTION

The MC14LC5002/5003/5004 have essentially two sections which operate asynchronously from each other; the data input and storage section and the LCD drive section. The LCD drive and timing is derived from the oscillator, while the data input and storage is controlled by the Data In (D_{in}) , Data Clock (DCLK), Address (A0, A1, A2), and Enable $(\overline{\text{ENB}})$ pins.

Data is shifted serially into the 128-bit shift register and arranged into four consecutive blocks of 32 parallel data bits. A time-multiplex of the four backplane drivers is made (each backplane driver becoming active then inactive one after another) and, at the start of each backplane active period, the corresponding block of 32 bits is made available at the front-plane drivers. A high input to a plane driver turns the driver on, and a low input turns the driver off.

Figure 4 shows the sequence of backplanes. Figure 5 shows the possible configurations of the frontplanes relative to the backplanes. When a backplane driver is on, its output switches

from V_{LCD} to 0 V, and when it is off, it switches from 1/3 V_{LCD} to 2/3 V_{LCD}. When a frontplane driver is on, its output switches from 0 V to V_{LCD}, and when it is off, it switches from 2/3 V_{LCD} to 1/3 V_{LCD}.

The LCD drive and timing section provides the multiplex signals and backplane driver input signals and formats the front-plane and backplane waveforms.

The address pins are used to uniquely distinguish LCD driver from any other chips on the same bus and to define LCD driver as the "master" in the system. There must be one master in any system.

The enable pin may be used as a third control line in the communication bus. It may be used to define the moment when the data is latched. If not used, then the data is latched after 128 bits of data have been received.




Figure 4. Backplane Sequence






Figure 5. Frontplane Combinations

NXP

PIN DESCRIPTIONS

A0, A1,A2 for MC14LC5003/5004 A0/A1,A2 for MC14LC5002

Address Inputs

The address pins must be tied to V_{DD} . This defines the normal operation mode.

CAUTION

The configuration A0, A1, A2 = 111 must be used. The configuration A0, A1, A2 = 000 is reserved for Motorola's use only. All three address pins should never be tied to 0 V simultaneously.

ENB

Enable Input

If the $\overline{\text{ENB}}$ pin is tied to V_{DD}, the MC14LC5002/5003/5004 will always latch the data after 128 bits have been received. The latched data is multiplexed and fed to the frontplane drivers for display. If external control of this latching function is required, then the $\overline{\text{ENB}}$ pin should be held low, followed by one high pulse on $\overline{\text{ENB}}$ when data display is required. (This may be useful in a system where MC14LC5002/5003/5004 is permanently addressed and only the last 128 bits of data sent are required to be latched for display). The pulse on the $\overline{\text{ENB}}$ pin must occur while DCLK is high.

DCLK, Din

Data Clock and Data Input

Address input and data input controls. See **Data Input Protocol** sections for relevant option.

OSC1, OSC2 Oscillator Pins

To use the on-board oscillator, an external resistor should be connected between OSC1 and OSC2. Optionally, the OSC1 pin may be driven by an externally generated clock signal.

A resistor of 680 k Ω connected between OSC1 and OSC2 pins gives an oscillator frequency of about 30 kHz, giving approximately 30 Hz as seen at the LCD driver outputs. A resistor of 200 k Ω gives about 100 kHz, which results in 100 Hz at the driver outputs. LCD manufacturers recommend an LCD drive frequency of between 30 Hz and 100 Hz. See Figure 6.




Figure 6. Oscillator Frequency vs. Load Resistance (Approximate)

FP1-FP32 Frontplane Drivers

Frontplane driver outputs.

BP1-BP4 Backplane Drivers

Backplane driver outputs.

V_{LCD}

LCD Driver Supply

Power supply input for LCD drive outputs. May be used to supply a temperature-compensated voltage to the LCD drive section, which can be separate from the logic voltage supply, V_{DD} .

V_{DD}

Positive Power Supply

This pin supplies power to the main processor interface and logic portions of the device. The voltage range is 2.7 to 5.5 V with respect to the V_{SS} pin.

For optimum performance, V_{DD} should be bypassed to V_{SS} using a low inductance capacitor mounted very closely to these pins. Lead length on this capacitor should be minimized.

V_{SS}

Ground

Common ground.



DATA INPUT PROTOCOL

Two-wire communication bus DCLK, D_{in} ; three-wire communication bus DCLK, D_{in} , \overline{ENB} .

MC14LC5002/5003 — SERIAL INTERFACE DEVICE (FIG-URE 7)

Before communication with an MC14LC5002/5003 can begin, a start condition must be set up on the bus by the transmitter. To establish a start condition, the transmitter must pull the data line low for at least one clock-pulse time while the clock line is high. The "idle" state for the clock line and data line is the high state.

After the start condition has been established, an eight-bit address (01111110) should be sent by the transmitter. If the address sent corresponds to the address of the MC14LC5002/5003 then on each successive clock pulse, the addressed device will accept a data bit.

If the $\overline{\text{ENB}}$ pin is permanently high, then the addressed MC14LC5002/5003's internal counter latches the data to be displayed after 128 data bits have been received. Otherwise, the control of this latch function may be overridden by holding the $\overline{\text{ENB}}$ line low until the new data is required to be displayed, then a high pulse should be sent on the $\overline{\text{ENB}}$ line. The high pulse must be sent during DCLK high (clock idle).

To end communication with an MC14LC5002/5003, a stop condition should be set up on the bus (or another start condition may be set up if another communication is desired). To establish a stop condition, the transmitter must pull the data line high for at least one clock-pulse time while the clock line is high. Note that the communication channel to an addressed device may be left open after the 128 data bits have been sent by not setting up a stop or a start condition. In such a case, the 129th rising DCLK edge, which normally would be used to set up the stop or start condition, is ignored by the MC14LC5002/5003 and data continues to be received on the 130th rising DCLK. The latch function continues to work as normal (i.e., data is be latched either after each block of 128 data bits has been received or under external control as required).

At any time during data transmission, the transfer may be interrupted with a stop condition. Data transmission may be resumed with a start condition and resending the address.

MC14LC5004 — IIC DEVICE (FIGURE 8)

Before communication with an MC14LC5004 can begin, a start condition must be set up on the bus by the controller. To establish a start condition, the controller must pull the data

line low for at least one clock-pulse time while the clock line is high.

After the start condition has been established, an eight-bit address (0111111X₀) should be sent by the controller followed by an extra clock pulse while the data line is left high. In this option, only the seven most significant bits of the address are used to uniquely define devices on the bus, the least significant bit X₀ is used as a read/write control: if the least significant bit is 0, then the controller writes to the LCD driver; if it is 1, then the controller reads from the LCD driver's 128-bit shift register on a first-in first-out basis. If the seven most significant address bits sent correspond to the address of the LCD driver then the addressed LCD driver responds by sending an "acknowledge" bit back to the controller (i.e., the LCD driver pulls the data line low during the extra clock pulse supplied by the controller). If the least significant address bit was 0, then the controller should continue to send data to the LCD driver in blocks of eight bits followed by an extra ninth clock pulse to allow the LCD driver to pull the data line D_{in} low as an acknowledgment. If the least significant address bit was 1, then the LCD driver sends data back to the controller (the clock is supplied by the controller). After each successive group of eight bits sent, the LCD driver leaves the data line high for one pulse.

If the $\overline{\text{ENB}}$ pin is permanently high, then the addressed MC14LC5004's internal counter latches the data to be displayed after 128 data bits have been received. Otherwise the control of this latch function may be overridden by holding the $\overline{\text{ENB}}$ line low until the new data is required to be displayed, then a high pulse should be sent on the $\overline{\text{ENB}}$ line. The high pulse must be sent during DCLK high (clock idle).

To end communication with an MC14LC5004, a stop condition should be set up on the bus (or another start condition may be set up if another communication is desired). To establish a stop condition, the transmitter must pull the data line high for at least one clock-pulse time while the clock line is high. Note that the communication channel to an addressed device may be left open after the 128 data bits have been sent by not setting up a stop or a start condition. In such a case the rising DCLK edge which comes after all 128 data bits have been sent and after the last acknowledge-related clock pulse has been made is ignored; data continues to be received on the following DCLK high. The latch function continues to work as normal (i.e., data is latched either after each block of 128 data bits has been received or under external control as required).

At any time during data transmission, the transfer may be interrupted with a stop condition. Data transmission may be resumed with a start condition and resending the address.







Figure 7a. Data Input—MC14LC5002/5003





APPLICATION INFORMATION

Figure 9 shows an interface example for serial data interface. Example 1 contains the software to use HC05 with MC14LC5003 in serial data interface.




Figure 9. Serial Interface Example Between MC68HC05 and MC14LC5003

PORTC	EQU	\$02	PORTC
DDRC	EQU	\$06	PORTDC
SEN	EQU	\$07	ENABLE PIN, PC7
SCL	EQU	\$06	CLOCK PIN, PC6
SDA	EQU	\$05	DATA PIN, PC5
DOUT	EQU	\$FF	OUTPUT DATA
	ORG	\$0050	
W1	RMB	1	
COUNT	RMB	1	
	ORG	\$1FFE	ADDRESS OF RESET VECTOR OF MC68HC805C4
	FCB	#\$01	RESET VECTOR
	FCB	#\$01	RESEL VECTOR
	rcb	#500	
*** Mai	n Progra	am start at	0100 ***
	ORG	\$0100	
START	LDA	#DOUT	SET DATA LINE OUTPUT
	STA	DDRC	
AGAIN			
	LDX	#\$00	
	BSET		IDLE STATE
	BSET	SCL, PORTC	CLOCK AND DATA ARE HIGH
READY	BSET	SEN, PORTC	EN=1
KEADI	LDA	#\$11	SET ADDRESS AND 8 CHARACTERS
	STA	W1	SET ADDRESS AND O CHARACTERS
	BCLR		START CONDITION, DATA LOW WHILE CLOCK HIGH
	2021	2211/101110	Siller Condition, Billin 2011 Miller Cascin Inch
LBYTE	CLC		
	LDA	#\$08	
	STA	COUNT	8 BITS TO SHIFT
	LDA	SEND, X	GET A BYTE
	INCX		

```
SCL, PORTC CLOCK LOW
        ROLA
                           DATA BIT=0 ?
        BCC
                DZERO
        BSET
                SDA, PORTC NO, BIT=1 AND DATA HIGH
        JMP
                CLKHI
DZERO
        BCLR
                SDA, PORTC DATA LOW
CLKHI
        BSET
                SCL, PORTC
                              CLOCK HIGH
                COUNT
        DEC
        BNE
                LBIT
        DEC
                W1
        BNE
                LBYTE
                           LAST BYTE ?
STOP
        BCLR
                SCL, PORTC
        BCLR
                SDA, PORTC
                           STOP CONDITION
        BSET
                SCL, PORTC
                           DATA GOES HIGH WHILE CLOCK HIGH
        BSET
                SDA, PORTC
                SEN, PORTC EN=0
        BCLR
        RTS
*** End of Program ***
*** LCD Address and Data ***
SEND
        FCB
                                                          LCD DRIVER ADDRESS
```

\$FF, \$FF, \$FF, \$FF, \$FF, \$FF

\$FF, \$FF, \$FF, \$FF, \$FF, \$FF, \$FF

Example 1. Serial Data Interface Method

DATA TO SENT

Figure 10 shows an interface example for IIC interface.

FCB

FCB RTS






Figure 10. IIC Interface Example Between MC68HC05 and MC14LC5004



PACKAGE DIMENSIONS







DETAIL C

OTES:


- 1.DIMENSIONING AND TOLERANCING PER ANSI Y14.5M, 1982.
- 2.CONTROLLING DIMENSION: MILLIMETER.
- 3.DATUM PLANE -H- IS LOCATED AT BOTTOM OF LEAD AND IS COINCIDENT WITH THE LEAD WHERE THE LEAD EXITS THE PLASTIC BODY AT THE BOTTOM OF THE PARTING LINE.
- 4.DATUMS -A-, -B- AND -D- TO BE DETERMINED AT DATUM PLANE -H-.
- 5.DIMENSIONS S AND V TO BE DETERMINED AT SEATING PLANE -C-.
- 6.DIMENSIONS A AND B DO NOT INCLUDE MOLD PROTRUSION. ALLOWABLE PROTRUSION IS 0.25 (0.010) PER SIDE. DIMENSIONS A AND B DO INCLUDE MOLD MISMATCH AND ARE DETERMINED AT DATUM PLANE -H-.
- 7.DIMENSION D DOES NOT INCLUDE DAMBAR PROTRUSION. ALLOWABLE DAMBAR PROTRUSION SHALL BE 0.08 (0.003) TOTAL IN EXCESS OF THE D DIMENSION AT MAXIMUM MATERIAL CONDITION. DAMBAR CANNOT BE

	MILLIN	IETERS	INCHES		
DIM	MIN	MAX	MIN	MX	
Α	9.90	10.10	0.390	0.398	
В	9.90	10.10	0.390	0.398	
С	2.10	2.45	0.083	0.096	
D	0.22	0.38	0.009	0.015	
Е	2.00	2.10	0.079	0.083	
F	0.22	0.33	0.009	0.013	
G	0.65	BSC	0.026	BSC	
Н		0.25		0.010	
J	0.13	0.23	0.005	0.009	
K	0.65	0.95	0.026	0.037	
L	7.80	REF	0.307 REF		
М	5°	10°	5°	10°	
N	0.13	0.17	0.005	0.007	
Q	0°	7°	0°	7°	
R	0.13	0.30	0.005	0.012	
S	12.95	13.45	0.510	0.530	
Τ	0.13		0.005	-	
U	0°		0°	ı	
٧	12.95	13.45	0.510	0.530	
W	0.35	0.45	0.014	0.018	
Χ	1.6	REF	0.063	REF	




PACKAGE DIMENSIONS

TQFP FB SUFFIX CASE 873A-02





BOND PAD LAYOUT



For MCC14LC5003 / MCC14LC5004 BARE DIE & MCC14LC5003Z / MCC14LC5004Z AU BUMP DIE :

DIE SIZE: 1981.2 x 3022.6 µm²

 $(78 \times 119 \text{ mil}^2, 1 \text{ mil} \sim 25.4 \mu\text{m})$

AU BUMP SIZE : 70 x 70 μm^2

RESERVED AREA:

AREA	COORDINATES			
ANLA	Х	Y		
А	-445	193		
	-445	45		
	-300	45		
	-300	193		
В	-74	-910		
	-74	-1100		
	368	-1100		
	368	-910		

Dimensions in µm

Note:

- Reserved area contains dummy bumps for IC bumping process alignment and IC identifications
- No conductive tracks should be laid underneath reserved area to avoid short circuit.
- 3. Reserved area applies to Au bump die only. It does not apply to bare die.

Die Pad Coordinates

Die	Pin Name	Coordinates			
Pad No.		Х	Y		
1	FP32	-736.002	929.199		
2	FP31	-736.002	781.999		
3	FP30	-736.002	634.799		
4	FP29	-736.002	487.599		
5	FP28	-736.002	340.399		
6	FP27	-736.002	193.199		
7	FP26	-736.002	45.999		
8	FP25	-736.002	-101.201		
9	FP24	-736.002	-248.401		
10	FP23	-736.002	-395.601		
11	FP22	-736.002	-542.801		
12	FP21	-736.002	-690.001		
13	FP20	-736.002	-837.201		
14	FP19	-736.002	-1205.601		
15	FP18	-588.802	-1205.601		
16	FP17	-441.602	-1205.601		
17	FP16	-294.402	-1205.601		
18	FP15	-147.202	-1205.601		
19	V _{LCD}	0.000	-1205.600		
20	V _{SS}	147.200	-1205.600		
21	FP14	294.398	-1205.601		
22	FP13	441.598	-1205.601		
23	FP12	588.798	-1205.601		
24	FP11	735.998	-1205.601		

Die	Pin Name	Coordinates			
Pad No.	Fill Name	Х	Υ		
25	FP10	735.998	-837.201		
26	FP9	735.998	-690.001		
27	FP8	735.998	-542.801		
28	FP7	735.998	-395.601		
29	FP6	735.998	-248.401		
30	FP5	735.998	-101.201		
31	FP4	735.998	45.999		
32	FP3	735.998	193.199		
33	FP2	735.998	340.399		
34	FP1	735.998	487.599		
35	NC	736.000	634.800		
36	DCLK	736.000	782.000		
37	D _{IN}	736.000	929.200		
38	ENB	736.000	1205.600		
39	A2	588.800	1205.600		
40	A1	441.600	1205.600		
41	A0	294.400	1205.600		
42	BP4	147.198	1205.599		
43	BP3	-0.002	1205.599		
44	BP2	-147.202	1205.599		
45	BP1	-294.402	1205.599		
46	V _{DD}	-441.600	1205.600		
47	OSC2	-588.800	1205.600		
48	OSC1	-736.000	1205.600		

Dimensions in μm