

## MC68CK16Z1

## MC68CM16Z1

### *Technical Supplement*

### **Low Voltage 16.78 MHz Electrical Characteristics**

Devices in the M68HC16 Modular Microcontroller Family are built up from a selection of standard functional modules. The low voltage versions of the MC68HC16Z1 incorporate a central processing unit (CPU16) and system integration module (SIM), an 8/10-bit analog-to-digital converter (ADC), a queued serial module (QSM), a general-purpose timer (GPT) and a one Kbyte standby RAM (SRAM).

The information in this document applies to the following devices:

- MC68CK16Z1 — uses a 32.768 kHz PLL reference
- MC68CM16Z1 — uses a 4.194 MHz PLL reference

These devices operate from 2.7 to 3.6 volts. This publication contains new electrical characteristics that supplement the *MC68HC16Z1 User's Manual* (MC68HC16Z1UM/AD), covering these low voltage versions of the MC68HC16Z1.

Maximum Ratings .....	3
Typical Ratings .....	4
Thermal Characteristics .....	4
Clock Control Timing .....	5
16.78 MHz DC Characteristics .....	6
16.78 MHz AC Timing .....	8
Background Debugging Mode Timing .....	20
ECLK Bus Timing .....	21
QSPI Timing .....	23
ADC Maximum Ratings .....	26
ADC DC Electrical Characteristics (Operating) .....	27
ADC AC Characteristics (Operating) .....	27
ADC Conversion Characteristics (Operating) .....	28

**Freescale Semiconductor, Inc.****Table 1 Maximum Ratings**

Num	Rating	Symbol	Value	Unit
1	Supply Voltage <sup>1, 2, 7</sup>	V <sub>DD</sub>	-0.3 to +6.5	V
2	Input Voltage <sup>1, 2, 3, 5, 7</sup>	V <sub>in</sub>	-0.3 to +6.5	V
3	Instantaneous Maximum Current Single pin limit (applies to all pins) <sup>1, 5, 6, 7</sup>	I <sub>D</sub>	25	mA
4	Operating Maximum Current Digital Input Disruptive Current <sup>4, 5, 6, 7, 8</sup> V <sub>NEGCLMAP</sub> ≈ -0.3 V V <sub>POSCLAMP</sub> ≈ V <sub>DD</sub> + 0.3	I <sub>ID</sub>	-500 to 500	μA
5	Operating Temperature Range	T <sub>A</sub>	T <sub>L</sub> to T <sub>H</sub> -40 to 85	°C
6	Storage Temperature Range	T <sub>stg</sub>	-55 to 150	°C

## NOTES:

1. Permanent damage can occur if maximum ratings are exceeded. Exposure to voltages or currents in excess of recommended values affects device reliability. Device modules may not operate normally while being exposed to electrical extremes.
2. Although sections of the device contain circuitry to protect against damage from high static voltages or electrical fields, take normal precautions to avoid exposure to voltages higher than maximum-rated voltages.
3. All pins except TSTME/TSC.
4. All functional non-supply pins are internally clamped to V<sub>SS</sub>. All functional pins except EXTAL, TSTME/TSC, and XFC are internally clamped to V<sub>DD</sub>.
5. Input must be current limited to the value specified. To determine the value of the required current-limiting resistor, calculate resistance values for positive and negative clamp voltages, then use the larger of the two values.
6. Power supply must maintain regulation within operating V<sub>DD</sub> range during instantaneous and operating maximum current conditions.
7. This parameter is periodically sampled rather than 100% tested.
8. Total input current for all digital input-only and all digital input/output pins must not exceed 10 mA. Exceeding this limit can cause disruption of normal operation.

**Freescale Semiconductor, Inc.****Table 2 Typical Ratings**

Num	Rating	Symbol	Value	Unit
1	Supply Voltage	$V_{DD}$	3.0	V
2	Operating Temperature	$T_A$	25	°C
3	$V_{DD}$ Supply Current RUN LPSTOP, VCO off LPSTOP, External clock, max $f_{sys}$	$I_{DD}$	38 70 1	mA μA mA
4	Clock Synthesizer Operating Voltage	$V_{DDSYN}$	3.0	V
5	$V_{DDSYN}$ Supply Current 4.194 MHz VCO on, maximum $f_{sys}$ 32.768 kHz VCO on, maximum $f_{sys}$ 4.194 MHz External Clock, maximum $f_{sys}$ 32.768 kHz External Clock, maximum $f_{sys}$ 4.194 MHz LPSTOP, VCO off 32.768 kHz LPSTOP, VCO off 4.194 MHz $V_{DD}$ powered down 32.768 kHz $V_{DD}$ powered down	$I_{DDSYN}$	TBD 200 TBD 1 TBD 20 TBD 10	mA μA μA mA mA μA μA μA
6	RAM Standby Voltage	$V_{SB}$	3	V
7	RAM Standby Current Normal RAM operation Standby operation	$I_{SB}$	3 10	μA μA
8	Power Dissipation	$P_D$	120	mW

**Table 3 Thermal Characteristics**

Num	Rating	Symbol	Value	Unit
1	Thermal Resistance Plastic 144-Pin Surface Mount	$\Theta_{JA}$	49	°C/W

The average chip-junction temperature ( $T_J$ ) in C can be obtained from:

$$T_J = T_A + (P_D \times \Theta_{JA}) \quad (1)$$

where:

$T_A$  = Ambient Temperature, °C

$\Theta_{JA}$  = Package Thermal Resistance, Junction-to-Ambient, °C/W

$P_D = P_{INT} + P_{I/O}$

$P_{INT} = I_{DD} \times V_{DD}$ , Watts — Chip Internal Power

$P_{I/O}$  = Power Dissipation on Input and Output Pins — User Determined

For most applications  $P_{I/O} < P_{INT}$  and can be neglected. An approximate relationship between  $P_D$  and  $T_J$  (if  $P_{I/O}$  is neglected) is:

$$P_D = K / (T_J + 273°C) \quad (2)$$

Solving equations 1 and 2 for K gives:

$$K = P_D + (T_A + 273°C) + \Theta_{JA} \times P_D^2 \quad (3)$$

where K is a constant pertaining to the particular part. K can be determined from equation (3) by measuring  $P_D$  (at equilibrium) for a known  $T_A$ . Using this value of K, the values of  $P_D$  and  $T_J$  can be obtained by solving equations (1) and (2) iteratively for any value of  $T_A$ .

## Freescale Semiconductor, Inc.

Table 4 Clock Control Timing

(V<sub>DD</sub> and V<sub>DDSYN</sub> = 2.7 to 3.6 Vdc, V<sub>SS</sub> = 0 Vdc, T<sub>A</sub> = T<sub>L</sub> to T<sub>H</sub>)

Num	Characteristic	Symbol	Min	Max	Unit
1	4.194 MHz PLL Reference Frequency Range	f <sub>ref</sub>	3.2	4.2	MHz
2	32.768 kHz PLL Reference Frequency Range	f <sub>ref</sub>	20	50	kHz
3	System Frequency <sup>1</sup> On-Chip PLL System Frequency External Clock Operation	f <sub>sys</sub>	dc 4(f <sub>ref</sub> ) dc	16.78 16.78 16.78	MHz
4	PLL Lock Time <sup>2,3,4,5</sup>	t <sub>pll</sub>	—	50	ms
5	VCO Frequency <sup>6</sup>	f <sub>VCO</sub>	—	2 (f <sub>sys</sub> max)	MHz
6	Limp Mode Clock Frequency SYNCR X bit = 0 SYNCR X bit = 1	f <sub>limp</sub>	— —	f <sub>sys</sub> max/2 f <sub>sys</sub> max	MHz
7	CLKOUT Stability <sup>2, 3, 4, 7</sup> Short term Long term	J <sub>clk</sub>	-0.5 -0.05	0.5 0.05	%

## NOTES:

1. All internal registers retain data at 0 Hz.
2. This parameter is periodically sampled rather than 100% tested.
3. Assumes that a low-leakage external filter network is used to condition clock synthesizer input voltage. Total external resistance from the XFC pin due to external leakage must be greater than 15 MΩ to guarantee this specification. Filter network geometry can vary depending upon operating environment.
4. Proper layout procedures must be followed to achieve specifications.
5. Assumes that stable V<sub>DDSYN</sub> is applied, and that the crystal oscillator is stable. Lock time is measured from the time V<sub>DD</sub> and V<sub>DDSYN</sub> are valid until RESET is released. This specification also applies to the period required for PLL lock after changing the W and Y frequency control bits in the synthesizer control register (SYNCR) while the PLL is running, and to the period required for the clock to lock after LPSTOP.
6. Internal VCO frequency (f<sub>VCO</sub>) is determined by SYNCR W and Y bit values. The SYNCR X bit controls a divide-by-two circuit that is not in the synthesizer feedback loop. When X = 0, the divider is enabled, and f<sub>sys</sub> = f<sub>VCO</sub> ÷ 4. When X = 1, the divider is disabled, and f<sub>sys</sub> = f<sub>VCO</sub> ÷ 2. X must equal one when operating at maximum specified f<sub>sys</sub>.
7. Jitter is the average deviation from the programmed frequency measured over the specified interval at maximum f<sub>sys</sub>. Measurements are made with the device powered by filtered supplies and clocked by a stable external clock signal. Noise injected into the PLL circuitry via V<sub>DDSYN</sub> and V<sub>SS</sub> and variation in crystal oscillator frequency increase the J<sub>clk</sub> percentage for a given interval. When jitter is a critical constraint on control system operation, this parameter should be measured during functional testing of the final system.

**Freescale Semiconductor, Inc.****Table 5 16.78 MHz DC Characteristics**(V<sub>DD</sub> and V<sub>DDSYN</sub> = 2.7 to 3.6Vdc, V<sub>SS</sub> = 0 Vdc, T<sub>A</sub> = T<sub>L</sub> to T<sub>H</sub>)

<b>Num</b>	<b>Characteristic</b>	<b>Symbol</b>	<b>Min</b>	<b>Max</b>	<b>Unit</b>
1	Input High Voltage	V <sub>IH</sub>	0.7 (V <sub>DD</sub> )	V <sub>DD</sub> + 0.3	V
2	Input Low Voltage	V <sub>IL</sub>	V <sub>SS</sub> - 0.3	0.2 (V <sub>DD</sub> )	V
3	Input Hysteresis <sup>1</sup>	V <sub>HYS</sub>	0.5	—	V
4	Input Leakage Current <sup>2</sup> V <sub>in</sub> = V <sub>DD</sub> or V <sub>SS</sub> Input-only pins	I <sub>in</sub>	-2.5	2.5	µA
5	High Impedance (Off-State) Leakage Current <sup>2</sup> V <sub>in</sub> = V <sub>DD</sub> or V <sub>SS</sub> All input/output and output pins	I <sub>OZ</sub>	-2.5	2.5	µA
6	CMOS Output High Voltage <sup>2, 3</sup> I <sub>OH</sub> = -10.0 µA Group 1, 2, 4 input/output and output pins	V <sub>OH</sub>	V <sub>DD</sub> - 0.2	—	V
7	CMOS Output Low Voltage <sup>2</sup> I <sub>OL</sub> = 10.0 µA Group 1, 2, 4 input/output and output pins	V <sub>OL</sub>	—	0.2	V
8	Output High Voltage <sup>2, 3</sup> I <sub>OH</sub> = -0.4 mA Group 1, 2, 4 input/output and output pins	V <sub>OH</sub>	V <sub>DD</sub> - 0.5	—	V
9	Output Low Voltage <sup>2</sup> I <sub>OL</sub> = 0.8 mA Group 1 I/O pins, CLKOUT, FREEZE/QUOT, IPIPE0 I <sub>OL</sub> = 2.6 mA Group 2 and group 4 I/O pins, CSBOOT, BG/CS I <sub>OL</sub> = 6 mA Group 3	V <sub>OL</sub>	— — —	0.4 0.4 0.4	V
10	Three State Control Input High Voltage	V <sub>IHTSC</sub>	7.2	9.1	V
11	Data Bus Mode Select Pull-up Current <sup>4</sup> V <sub>in</sub> = V <sub>IL</sub> V <sub>in</sub> = V <sub>IH</sub>	I <sub>MSP</sub>	— -8	-95 —	µA
12	V <sub>DD</sub> Supply Current <sup>5</sup> Run <sup>6</sup> LPSTOP, 4.194 MHz crystal, VCO Off (STSIM = 0) <sup>7</sup> LPSTOP, 32.768 kHz crystal, VCO Off (STSIM = 0) <sup>7</sup> LPSTOP, external clock input frequency = max f <sub>sys</sub> WAIT <sup>8</sup>	I <sub>IDD</sub> S <sub>IDDD</sub> S <sub>IDDD</sub> S <sub>IDDD</sub> W <sub>IDDD</sub>	— — — — —	50 2 260 3.0 23	mA mA µA mA mA
13	Clock Synthesizer Operating Voltage	V <sub>DDSYN</sub>	2.7	3.6	V
14	V <sub>DDSYN</sub> Supply Current <sup>4</sup> 4.194 MHz crystal reference, VCO on, maximum f <sub>sys</sub> <sup>7</sup> 32.768 kHz crystal reference, VCO on, maximum f <sub>sys</sub> <sup>7</sup> External clock, maximum f <sub>sys</sub> LPSTOP, 4.194 MHz crystal reference, VCO off (STSIM = 0) <sup>7</sup> LPSTOP, 32.768 kHz crystal reference, VCO off (STSIM = 0) <sup>7</sup> 4.194 MHz, V <sub>DD</sub> powered down 32.768 kHz, V <sub>DD</sub> powered down	I <sub>DDSYN</sub>	— — — — — — — —	2 655 2.5 2 150 2 70	mA µA mA mA µA mA µA
15	RAM Standby Voltage <sup>9</sup> Specified V <sub>DD</sub> applied V <sub>DD</sub> = V <sub>SS</sub>	V <sub>SB</sub>	0.0 2.7	V <sub>DD</sub> 3.6	V
16	RAM Standby Current <sup>4, 9, 10</sup> Normal RAM operation V <sub>DD</sub> > V <sub>SB</sub> - 0.5 V Transient condition V <sub>SB</sub> - 0.5 V ≥ V <sub>DD</sub> ≥ V <sub>SS</sub> + 0.5 V Standby operation V <sub>DD</sub> < V <sub>SS</sub> + 0.5 V	I <sub>SB</sub>	— — —	10 3 50	µA mA µA
17	Power Dissipation <sup>11</sup>	P <sub>D</sub>	—	195	mW

Table 5 16.78 MHz DC Characteristics (Continued)

(V<sub>DD</sub> and V<sub>DDSYN</sub> = 2.7 to 3.6Vdc, V<sub>SS</sub> = 0 Vdc, T<sub>A</sub> = T<sub>L</sub> to T<sub>H</sub>)

Num	Characteristic	Symbol	Min	Max	Unit
18	Input Capacitance <sup>2, 7</sup> All input-only pins All input/output pins	C <sub>in</sub>	—	10 20	pF
19	Load Capacitance <sup>2</sup> Group 1 I/O Pins, CLKOUT, FREEZE/QUOT, IPIPE0 Group 2 I/O Pins and CSBOOT, BG/CS Group 3 I/O Pins Group 4 I/O Pins	C <sub>L</sub>	— — — —	90 100 100 100	pF

## NOTES:

1. Applies to:

Port ADA[7:0] — AN[7:0]  
 Port E[7:4] — SIZ[1:0], AS, DS  
 Port F[7:0] — IRQ[7:1], MODCLK  
 Port GP[7:0] — IC4/OC5/OC1, IC[3:1], OC[4:1]/OC1  
 Port QS[7:0] — TXD, PCS[3:1], PCS0/SS, SCK, MOSI, MISO  
 BKPT/DSCLK, DSI/IPIPE1, PAI, PCLK, RESET, RXD, TSC

2. Input-Only Pins: EXTAL, TSC, BKPT/DSCLK, PAI, PCLK, RXD

Output-Only Pins: CSBOOT, BG/CS1, CLKOUT, FREEZE/QUOT, DSO/IPIPE0, PWMA, PWMB

Input/Output Pins:

Group 1: Port GP[7:0] — IC4/OC5/OC1, IC[3:1], OC[4:1]/OC1, DATA[15:0], DSI/IPIPE1  
 Group 2: Port C[6:0] — ADDR[22:19]/CS[9:6], FC[2:0]/CS[5:3]  
 Port E[7:0] — SIZ[1:0], AS, DS, AVEC, DSACK[1:0]  
 Port F[7:0] — IRQ[7:1], MODCLK  
 Port QS[7:3] — TXD, PCS[3:1], PCS0/SS, ADDR23/CS10/ECLK

Group 3: HALT, RESET

Group 4: MISO, MOSI, SCK

3. Does not apply to HALT and RESET because they are open drain pins.

Does not apply to Port QS[7:0] (TXD, PCS[3:1], PCS0/SS, SCK, MOSI, MISO) in wired-OR mode.

4. Use of an active pulldown device is recommended.

5. Total operating current is the sum of the appropriate I<sub>DD</sub> and I<sub>DDSYN</sub>.

6. Current measured with system clock frequency of 16.78 MHz, all modules active.

7. This parameter is periodically sampled rather than 100% tested.

8. CPU16 in WAIT, all other modules in-active.

9. The RAM module will not switch into standby mode as long as V<sub>SB</sub> does not exceed V<sub>DD</sub> by more than 0.5 Volt.

The RAM array cannot be accessed while the module is in standby mode.

10. When V<sub>DD</sub> is transitioning during a power up or power down sequence, and V<sub>SB</sub> is applied, current flows between the V<sub>STBY</sub> and V<sub>DD</sub> pins, which causes standby current to increase toward the maximum transient condition specification. System noise on the V<sub>DD</sub> and V<sub>STBY</sub> pins can contribute to this condition.

11. Power dissipation measured at specified system clock frequency, all modules active. Power dissipation can be calculated using the expression:

$$P_D = \text{Maximum } V_{DD} (I_{DD} + I_{DDSYN} + I_{SB}) + \text{Maximum } V_{DDA} (I_{DDA})$$

I<sub>DD</sub> includes supply currents for all device modules powered by V<sub>DDE</sub> and V<sub>DDI</sub> pins

**Freescale Semiconductor, Inc.****Table 6 16.78 MHz AC Timing**

( $V_{DD}$  and  $V_{DDSYN} = 2.7$  to  $3.6$  Vdc,  $V_{SS} = 0$  Vdc,  $T_A = T_L$  to  $T_H$ )<sup>1</sup>

Num	Characteristic	Symbol	Min	Max	Unit
F1	Frequency of Operation <sup>2</sup>	$f_{sys}$	0.13	16.78	MHz
1	Clock Period	$t_{cyc}$	59.6	—	ns
1A	ECLK Period	$t_{Ecyc}$	476	—	ns
1B	External Clock Input Period <sup>3</sup>	$t_{Xcyc}$	64	—	ns
2, 3	Clock Pulse Width	$t_{CW}$	24	—	ns
2A, 3A	ECLK Pulse Width	$t_{ECW}$	236	—	ns
2B, 3B	External Clock Input High/Low Time <sup>3</sup>	$t_{XCHL}$	32	—	ns
4, 5	CLKOUT Rise and Fall Time	$t_{Crf}$	—	9	ns
4A, 5A	Rise and Fall Time (All outputs except CLKOUT)	$t_{rf}$	0	8	ns
4B, 5B	External Clock Input Rise and Fall Time <sup>2</sup>	$t_{XCrf}$	0	5	ns
6	Clock High to ADDR, FC, RMC, SIZ Valid <sup>4</sup>	$t_{CHAV}$	0	35	ns
7	Clock High to ADDR, Data, FC, RMC, SIZ High Impedance	$t_{CHAZx}$	2	59	ns
8	Clock High to ADDR, FC, RMC, SIZ Invalid	$t_{CHAZn}$	0	—	ns
9	Clock Low to $\overline{AS}$ , $\overline{DS}$ , $\overline{CS}$ Asserted <sup>4</sup>	$t_{CLSA}$	2	25	ns
9A	$\overline{AS}$ to $\overline{DS}$ or $\overline{CS}$ Asserted (Read) <sup>5</sup>	$t_{STS A}$	-15	15	ns
11	ADDR, FC, RMC, SIZ Valid to $\overline{AS}$ , $\overline{CS}$ , (and $\overline{DS}$ Read) Asserted	$t_{AVSA}$	15	—	ns
12	Clock Low to $\overline{AS}$ , $\overline{DS}$ , $\overline{CS}$ Negated	$t_{CLSN}$	2	29	ns
13	$\overline{AS}$ , $\overline{DS}$ , $\overline{CS}$ Negated to ADDR, FC, SIZ Invalid (Address Hold)	$t_{SNAI}$	15	—	ns
14	$\overline{AS}$ , $\overline{CS}$ (and $\overline{DS}$ Read) Width Asserted	$t_{SWA}$	110	—	ns
14A	$\overline{DS}$ , $\overline{CS}$ Width Asserted (Write)	$t_{SWAW}$	45	—	ns
14B	$\overline{AS}$ , $\overline{CS}$ (and $\overline{DS}$ Read) Width Asserted (Fast Cycle)	$t_{SWDW}$	40	—	ns
15	$\overline{AS}$ , $\overline{DS}$ , $\overline{CS}$ Width Negated <sup>6</sup>	$t_{SN}$	40	—	ns
16	Clock High to $\overline{AS}$ , $\overline{DS}$ , $\overline{R/W}$ High Impedance	$t_{CHSZ}$	0	59	ns
17	$\overline{AS}$ , $\overline{DS}$ , $\overline{CS}$ Negated to $\overline{R/W}$ High	$t_{SNRN}$	15	—	ns
18	Clock High to $\overline{R/W}$ High	$t_{CHRH}$	0	30	ns
20	Clock High to $\overline{R/W}$ Low	$t_{CHRL}$	0	30	ns
21	$\overline{R/W}$ High to $\overline{AS}$ , $\overline{CS}$ Asserted	$t_{RAAA}$	15	—	ns
22	$\overline{R/W}$ Low to $\overline{DS}$ , $\overline{CS}$ Asserted (Write)	$t_{RASA}$	70	—	ns
23	Clock High to Data Out Valid	$t_{CHDO}$	—	30	ns
24	Data Out Valid to Negating Edge of $\overline{AS}$ , $\overline{CS}$ (Fast Write Cycle)	$t_{DVASN}$	15	—	ns
25	$\overline{DS}$ , $\overline{CS}$ Negated to Data Out Invalid (Data Out Hold)	$t_{SNDOI}$	15	—	ns
26	Data Out Valid to $\overline{DS}$ , $\overline{CS}$ Asserted (Write)	$t_{DVSA}$	15	—	ns

Table 6 16.78 MHz AC Timing (Continued)


(V<sub>DD</sub> and V<sub>DDSYN</sub> = 2.7 to 3.6Vdc, V<sub>SS</sub> = 0 Vdc, T<sub>A</sub> = T<sub>L</sub> to T<sub>H</sub>)<sup>1</sup>

Num	Characteristic	Symbol	Min	Max	Unit
27	Data In Valid to Clock Low (Data Setup) <sup>4</sup>	t <sub>DICL</sub>	5	—	ns
27A	Late BERR, HALT Asserted to Clock Low (Setup Time)	t <sub>BELCL</sub>	20	—	ns
28	AS, DS Negated to DSACK[1:0], BERR, HALT, AVEC Negated	t <sub>SNDN</sub>	0	80	ns
29	DS, CS Negated to Data In Invalid (Data In Hold) <sup>7</sup>	t <sub>SNDI</sub>	0	—	ns
29A	DS, CS Negated to Data In High Impedance <sup>7, 8</sup>	t <sub>SHDI</sub>	—	55	ns
30	CLKOUT Low to Data In Invalid (Fast Cycle Hold) <sup>7</sup>	t <sub>CLDI</sub>	15	—	ns
30A	CLKOUT Low to Data In High Impedance <sup>7</sup>	t <sub>CLDH</sub>	—	90	ns
31	DSACK[1:0] Asserted to Data In Valid <sup>9</sup>	t <sub>DADI</sub>	—	50	ns
33	Clock Low to BG Asserted/Negated	t <sub>CLBAN</sub>	—	30	ns
35	BR Asserted to BG Asserted (RMC not Asserted) <sup>10</sup>	t <sub>BRAGA</sub>	1	—	t <sub>cyc</sub>
37	BGACK Asserted to BG Negated	t <sub>GAGN</sub>	1	2	t <sub>cyc</sub>
39	BG Width Negated	t <sub>GH</sub>	2	—	t <sub>cyc</sub>
39A	BG Width Asserted	t <sub>GA</sub>	1	—	t <sub>cyc</sub>
46	R/W Width Asserted (Write or Read)	t <sub>RWA</sub>	150	—	ns
46A	R/W Width Asserted (Fast Write or Read Cycle)	t <sub>RWAS</sub>	90	—	ns
47A	Asynchronous Input Setup Time BR, BGACK, DSACK[1:0], BERR, AVEC, HALT	t <sub>AIST</sub>	15	—	ns
47B	Asynchronous Input Hold Time	t <sub>AIHT</sub>	15	—	ns
48	DSACK[1:0] Asserted to BERR, HALT Asserted <sup>11</sup>	t <sub>DABA</sub>	—	30	ns
53	Data Out Hold from Clock High	t <sub>DOCH</sub>	0	—	ns
54	Clock High to Data Out High Impedance	t <sub>CHDH</sub>	—	28	ns
55	R/W Asserted to Data Bus Impedance Change	t <sub>RADC</sub>	40	—	ns
70	Clock Low to Data Bus Driven (Show Cycle)	t <sub>SCLDD</sub>	0	30	ns
71	Data Setup Time to Clock Low (Show Cycle)	t <sub>SCLDS</sub>	15	—	ns
72	Data Hold from Clock Low (Show Cycle)	t <sub>SCLDH</sub>	10	—	ns
73	BKPT Input Setup Time	t <sub>BKST</sub>	20	—	ns
74	BKPT Input Hold Time	t <sub>BKHT</sub>	15	—	ns
75	Mode Select Setup Time	t <sub>MSS</sub>	20	—	t <sub>cyc</sub>
76	Mode Select Hold Time	t <sub>MSH</sub>	0	—	ns
77	RESET Assertion Time <sup>12</sup>	t <sub>RSTA</sub>	4	—	t <sub>cyc</sub>
78	RESET Rise Time <sup>13</sup>	t <sub>RSTR</sub>	—	10	t <sub>cyc</sub>
100	CLKOUT High to Phase 1 Asserted <sup>14</sup>	t <sub>CHP1A</sub>	3	40	ns
101	CLKOUT High to Phase 2 Asserted <sup>14</sup>	t <sub>CHP2A</sub>	3	40	ns
102	Phase 1 Valid to AS or DS Asserted <sup>14</sup>	t <sub>P1VSN</sub>	10	—	ns
103	Phase 2 Valid to AS or DS Negated <sup>14</sup>	t <sub>P2VSN</sub>	10	—	ns
104	AS or DS Valid to Phase 1 Negated <sup>14</sup>	t <sub>SAP1N</sub>	10	—	ns
105	AS or DS Negated to Phase 2 Negated <sup>14</sup>	t <sub>SNP2N</sub>	10	—	ns

## NOTES:


1. All AC timing is shown with respect to 20% V<sub>DD</sub> and 70% V<sub>DD</sub> levels unless otherwise noted.
2. Minimum system clock frequency is four times the crystal frequency, subject to specified limits.

3. When an external clock is used, minimum high and low times are based on a 50% duty cycle. The minimum allowable  $t_{Xcyc}$  period is reduced when the duty cycle of the external clock varies. The relationship between external clock input duty cycle and minimum  $t_{Xcyc}$  is expressed:
- $$\text{Minimum } t_{Xcyc} \text{ period} = \text{minimum } t_{XCHL} / (50\% - \text{external clock input duty cycle tolerance}).$$
4. Address access time =  $(2.5 + WS) t_{cyc} - t_{CHAV} - t_{DICL}$   
 Chip-select access time =  $(2 + WS) t_{cyc} - t_{CLSA} - t_{DICL}$   
 Where: WS = number of wait states. When fast termination is used (2 clock bus) WS = -1.
5. Specification 9A is the worst-case skew between  $\overline{AS}$  and  $\overline{DS}$  or  $\overline{CS}$ . The amount of skew depends on the relative loading of these signals. When loads are kept within specified limits, skew will not cause  $\overline{AS}$  and  $\overline{DS}$  to fall outside the limits shown in specification 9.
6. If multiple chip selects are used,  $\overline{CS}$  width negated (specification 15) applies to the time from the negation of a heavily loaded chip select to the assertion of a lightly loaded chip select. The  $\overline{CS}$  width negated specification between multiple chip selects does not apply to chip selects being used for synchronous ECLK cycles.
7. Hold times are specified with respect to  $\overline{DS}$  or  $\overline{CS}$  on asynchronous reads and with respect to CLKOUT on fast cycle reads. The user is free to use either hold time.
8. Maximum value is equal to  $(t_{cyc} / 2) + 25$  ns.
9. If the asynchronous setup time (specification 47A) requirements are satisfied, the DSACK[1:0] low to data setup time (specification 31) and DSACK[1:0] low to  $\overline{BERR}$  low setup time (specification 48) can be ignored. The data must only satisfy the data-in to clock low setup time (specification 27) for the following clock cycle.  $\overline{BERR}$  must satisfy only the late  $\overline{BERR}$  low to clock low setup time (specification 27A) for the following clock cycle.
10. To ensure coherency during every operand transfer,  $\overline{BG}$  is not asserted in response to  $\overline{BR}$  until after all cycles of the current operand transfer are complete.
11. In the absence of DSACK[1:0],  $\overline{BERR}$  is an asynchronous input using the asynchronous setup time (specification 47A).
12. After external  $\overline{\text{RESET}}$  negation is detected, a short transition period (approximately 2)  $t_{cyc}$  elapses, then the SIM drives  $\overline{\text{RESET}}$  low for 512  $t_{cyc}$ .
13. External assertion of the  $\overline{\text{RESET}}$  input can overlap internally-generated resets. To insure that an external reset is recognized in all cases,  $\overline{\text{RESET}}$  must be asserted for at least 590 CLKOUT cycles.
14. Eight pipeline states are multiplexed into IPIPE[1:0]. The multiplexed signals have two phases.



16 CLKOUT TIM


**Figure 1 CLKOUT Output Timing Diagram**



NOTE: TIMING SHOWN WITH RESPECT TO 20% AND 70% V<sub>DD</sub>.  
PULSE WIDTH SHOWN WITH RESPECT TO 50% V<sub>DD</sub>.

16 EXT CLK INPUT TIM

**Figure 2 External Clock Input Timing Diagram**




NOTE: TIMING SHOWN WITH RESPECT TO 20% AND 70% V<sub>DD</sub>.

16 ECLK OUTPUT TIM


**Figure 3 ECLK Output Timing Diagram**

## Freescale Semiconductor, Inc.




16 RD CYC TIM

**Figure 4 Read Cycle Timing Diagram**




16 WR CYC TIM

**Figure 5 Write Cycle Timing Diagram**




16 FAST RD CYC TIM

**Figure 6 Fast Termination Read Cycle Timing Diagram**




16 FAST WR CYC TIM

**Figure 7 Fast Termination Write Cycle Timing Diagram**




**Figure 8 Bus Arbitration Timing Diagram — Active Bus Case**



16 BUS ARB TIM IDLE

Figure 9 Bus Arbitration Timing Diagram — Idle Bus Case




**NOTE:**

Show cycles can stretch during clock phase S42 when bus accesses take longer than two cycles due to IMB module wait-state insertion.


16 SHW CYC TIM

**Figure 10 Show Cycle Timing Diagram**



16 CHIP SEL TIM

**Figure 11 Chip-Select Timing Diagram**



16 RST/MODE SEL TIM


**Figure 12 Reset and Mode Select Timing Diagram**

**Freescale Semiconductor, Inc.****Table 7 Background Debugging Mode Timing**(V<sub>DD</sub> and V<sub>DDSYN</sub> = 2.7 to 3.6Vdc, V<sub>SS</sub> = 0 Vdc, T<sub>A</sub> = T<sub>L</sub> to T<sub>H</sub>)<sup>1</sup>

Num	Characteristic	Symbol	Min	Max	Unit
B0	DSI Input Setup Time	t <sub>DSISU</sub>	15	—	ns
B1	DSI Input Hold Time	t <sub>DSIH</sub>	15	—	ns
B2	DSCLK Setup Time	t <sub>DSCSU</sub>	15	—	ns
B3	DSCLK Hold Time	t <sub>DSCH</sub>	15	—	ns
B4	DSO Delay Time	t <sub>DSOD</sub>	—	35	ns
B5	DSCLK Cycle Time	t <sub>DSCCYC</sub>	2	—	t <sub>cyc</sub>
B6	CLKOUT High to FREEZE Asserted/Negated	t <sub>FRZAN</sub>	—	50	ns
B7	CLKOUT High to IPIPE1 High Impedance	t <sub>IFZ</sub>	—	50	ns
B8	CLKOUT High to IPIPE1 Valid	t <sub>IF</sub>	—	50	ns
B9	DSCLK Low Time	t <sub>DSCLO</sub>	1	—	t <sub>cyc</sub>
B10	IPIPE1 High Impedance to FREEZE Asserted	t <sub>IPFA</sub>	TBD	—	t <sub>cyc</sub>
B11	FREEZE Negated to IPIPE[0:1] Active	t <sub>FRIP</sub>	TBD	—	t <sub>cyc</sub>


## NOTES:

1. All AC timing is shown with respect to 20% V<sub>DD</sub> and 70% V<sub>DD</sub> levels unless otherwise noted.



16 BDM SER COM TIM

**Figure 13 BDM Serial Communication Timing Diagram**



16 BDM FRZ TIM

Figure 14 BDM Freeze Assertion Timing Diagram

Table 8 ECLK Bus Timing

 $(V_{DD} \text{ and } V_{DDSYN} = 3.0 \text{ Vdc} \pm 10\%, V_{SS} = 0 \text{ Vdc}, T_A = T_L \text{ to } T_H)^1$ 

Num	Characteristic	Symbol	Min	Max	Unit
E1	ECLK Low to Address Valid <sup>2</sup>	$t_{EAD}$	—	60	ns
E2	ECLK Low to Address Hold	$t_{EAH}$	10	—	ns
E3	ECLK Low to CS Valid (CS Delay)	$t_{ECSD}$	—	150	ns
E4	ECLK Low to CS Hold	$t_{ECSH}$	15	—	ns
E5	CS Negated Width	$t_{ECSN}$	30	—	ns
E6	Read Data Setup Time	$t_{EDSR}$	30	—	ns
E7	Read Data Hold Time	$t_{EDHR}$	15	—	ns
E8	ECLK Low to Data High Impedance	$t_{EDHZ}$	—	60	ns
E9	CS Negated to Data Hold (Read)	$t_{ECDH}$	0	—	ns
E10	CS Negated to Data High Impedance	$t_{ECDZ}$	—	1	$t_{cyc}$
E11	ECLK Low to Data Valid (Write)	$t_{EDDW}$	—	2	$t_{cyc}$
E12	ECLK Low to Data Hold (Write)	$t_{EDHW}$	5	—	ns
E13	Address Access Time (Read) <sup>3</sup>	$t_{EACC}$	386	—	ns
E14	Chip-Select Access Time (Read) <sup>4</sup>	$t_{EACS}$	296	—	ns
E15	Address Setup Time	$t_{EAS}$	—	1/2	$t_{cyc}$

## NOTES:

1. All AC timing is shown with respect to 20%  $V_{DD}$  and 70%  $V_{DD}$  levels unless otherwise noted.
2. When previous bus cycle is not an ECLK cycle, the address may be valid before ECLK goes low.
3. Address access time =  $t_{Ecyc} - t_{EAD} - t_{EDSR}$ .
4. Chip select access time =  $t_{Ecyc} - t_{ECSD} - t_{EDSR}$ .





Figure 15 ECLK Timing Diagram

**Freescale Semiconductor, Inc.****Table 9 QSPI Timing**(V<sub>DD</sub> and V<sub>DDSYN</sub> = 3.0 Vdc ±10%, V<sub>SS</sub> = 0 Vdc, T<sub>A</sub> = T<sub>L</sub> to T<sub>H</sub>, 100 pF load on all QSPI pins)<sup>1</sup>

Num	Function	Symbol	Min	Max	Unit
1	Operating Frequency Master Slave	f <sub>op</sub>	DC DC	1/4 1/4	f <sub>sys</sub> f <sub>sys</sub>
2	Cycle Time Master Slave	t <sub>qcyc</sub>	4 4	510 —	t <sub>cyc</sub> t <sub>cyc</sub>
3	Enable Lead Time Master Slave	t <sub>lead</sub>	2 2	128 —	t <sub>cyc</sub> t <sub>cyc</sub>
4	Enable Lag Time Master Slave	t <sub>lag</sub>	— 2	1/2 —	SCK t <sub>cyc</sub>
5	Clock (SCK) High or Low Time Master Slave <sup>2</sup>	t <sub>sw</sub>	2 t <sub>cyc</sub> – 60 2 t <sub>cyc</sub> – n	255 t <sub>cyc</sub> —	ns ns
6	Sequential Transfer Delay Master Slave (Does Not Require Deselect)	t <sub>td</sub>	17 13	8192 —	t <sub>cyc</sub> t <sub>cyc</sub>
7	Data Setup Time (Inputs) Master Slave	t <sub>su</sub>	20 20	— —	ns ns
8	Data Hold Time (Inputs) Master Slave	t <sub>hi</sub>	30 20	— —	ns ns
9	Slave Access Time	t <sub>a</sub>	—	1	t <sub>cyc</sub>
10	Slave MISO Disable Time	t <sub>dis</sub>	—	2	t <sub>cyc</sub>
11	Data Valid (after SCK Edge) Master Slave	t <sub>v</sub>	— —	50 50	ns ns
12	Data Hold Time (Outputs) Master Slave	t <sub>ho</sub>	0 0	— —	ns ns
13	Rise Time Input Output	t <sub>ri</sub> t <sub>ro</sub>	— —	2 30	μs ns
14	Fall Time Input Output	t <sub>fi</sub> t <sub>fo</sub>	— —	2 30	μs ns


## NOTES:

1. All AC timing is shown with respect to 20% V<sub>DD</sub> and 70% V<sub>DD</sub> levels unless otherwise noted.
2. For high time, n = External SCK rise time; for low time, n = External SCK fall time.




16 QSPI MAST CPHA0

**Figure 16 QSPI Timing — Master, CPHA = 0**




16 QSPI MAST CPHA1

**Figure 17 QSPI Timing — Master, CPHA = 1**



16 QSPI SLV CPHA0

**Figure 18 QSPI Timing — Slave, CPHA = 0**



16 QSPI SLV CPHA1

**Figure 19 QSPI Timing — Slave, CPHA = 1**

## Freescale Semiconductor, Inc.

Table 10 ADC Maximum Ratings

Num	Parameter	Symbol	Min	Max	Unit
1	Analog Supply	$V_{DDA}$	-0.3	6.5	V
2	Internal Digital Supply, with reference to $V_{SSI}$	$V_{DDI}$	-0.3	6.5	V
3	Reference Supply, with reference to $V_{SSI}$	$V_{RH}, V_{RL}$	-0.3	6.5	V
4	$V_{SS}$ Differential Voltage	$V_{SSI} - V_{SSA}$	-0.1	0.1	V
5	$V_{DD}$ Differential Voltage	$V_{DDI} - V_{DDA}$	-6.5	6.5	V
6	$V_{REF}$ Differential Voltage	$V_{RH} - V_{RL}$	-6.5	6.5	V
7	$V_{RH}$ to $V_{DDA}$ Differential Voltage	$V_{RH} - V_{DDA}$	-6.5	6.5	V
8	$V_{RL}$ to $V_{SSA}$ Differential Voltage	$V_{RL} - V_{SSA}$	-6.5	6.5	V
9	Disruptive Input Current <sup>1, 2, 3, 4, 5, 6, 7</sup> $V_{NEGCLAMP} \approx -0.3$ V $V_{POSCLAMP} \approx 8$ V	$I_{NA}$	-500	500	$\mu A$
10	Positive Overvoltage Current Coupling Ratio <sup>1, 5, 6, 8</sup>	$K_P$	2000	—	—
11	Negative Overvoltage Current Coupling Ratio <sup>1, 5, 6, 8</sup>	$K_N$	500	—	—
12	Maximum Input Current <sup>3, 4, 6</sup> $V_{NEGCLAMP} \approx -0.3$ V $V_{POSCLAMP} \approx 8$ V	$I_{MA}$	-25	25	mA

## NOTES:

1. Below disruptive current conditions, a stressed channel will store the maximum conversion value for analog inputs greater than  $V_{RH}$  and the minimum conversion value for inputs less than  $V_{RL}$ . This assumes that  $V_{RH} \leq V_{DDA}$  and  $V_{RL} \geq V_{SSA}$  due to the presence of the sample amplifier. Other channels are not affected by non-disruptive conditions
2. Input signals with large slew rates or high frequency noise components cannot be converted accurately. These signals also interfere with conversion of other channels.
3. Exceeding limit may cause conversion error on stressed channels and on unstressed channels. Transitions within the limit do not affect device reliability or cause permanent damage.
4. Input must be current limited to the value specified. To determine the value of the required current-limiting resistor, calculate resistance values using positive and negative clamp values, then use the larger of the calculated values.
5. This parameter is periodically sampled rather than 100% tested.
6. Applies to single pin only.
7. The values of external system components can change the maximum input current value, and affect operation. A voltage drop may occur across the external source impedances of the adjacent pins, impacting conversions on these adjacent pins. The actual maximum may need to be determined by testing the complete design.
8. Current coupling is the ratio of the current induced from overvoltage (positive or negative, through an external series coupling resistor), divided by the current induced on adjacent pins. A voltage drop may occur across the external source impedances of the adjacent pins, impacting conversions on these adjacent pins

**Table 11 ADC DC Electrical Characteristics (Operating)**(V<sub>SS</sub> = 0 Vdc, ADCLK = 1.05 MHz, T<sub>A</sub> within operating temperature range)

Num	Parameter	Symbol	Min	Max	Unit
1	Analog Supply <sup>1</sup>	V <sub>DDA</sub>	2.7	3.6	V
2	Internal Digital Supply <sup>1</sup>	V <sub>DDI</sub>	2.7	3.6	V
3	V <sub>SS</sub> Differential Voltage	V <sub>SSI</sub> – V <sub>SSA</sub>	– 1.0	1.0	mV
4	V <sub>DD</sub> Differential Voltage	V <sub>DDI</sub> – V <sub>DDA</sub>	– 0.6	0.6	V
5	Reference Voltage Low <sup>2,3</sup>	V <sub>RL</sub>	V <sub>SSA</sub>	V <sub>DDA</sub> / 2	V
6	Reference Voltage High <sup>2,3</sup>	V <sub>RH</sub>	V <sub>DDA</sub> / 2	V <sub>DDA</sub>	V
7	V <sub>REF</sub> Differential Voltage <sup>3</sup>	V <sub>RH</sub> – V <sub>RL</sub>	2.7	3.6	V
8	Input Voltage <sup>2</sup>	V <sub>INDC</sub>	V <sub>SSA</sub>	V <sub>DDA</sub>	V
9	Input High, Port ADA	V <sub>IH</sub>	0.7 (V <sub>DDA</sub> )	V <sub>DDA</sub> + 0.3	V
10	Input Low, Port ADA	V <sub>IL</sub>	V <sub>SSA</sub> – 0.3	0.2 (V <sub>DDA</sub> )	V
11	Analog Supply Current Normal Operation <sup>4</sup> Low-power stop	I <sub>DDA</sub>	—	1.5 200	mA μA
12	Reference Supply Current	I <sub>REF</sub>	—	120	μA
13	Input Current, Off Channel <sup>5</sup>	I <sub>OFF</sub>	—	150	nA
14	Total Input Capacitance, Not Sampling	C <sub>INN</sub>	—	10	pF
15	Total Input Capacitance, Sampling	C <sub>INS</sub>	—	15	pF

## NOTES:

1. Refers to operation over full temperature and frequency range.
2. To obtain full-scale, full-range results, V<sub>SSA</sub> ≤ V<sub>RL</sub> ≤ V<sub>INDC</sub> ≤ V<sub>RH</sub> ≤ V<sub>DDA</sub>.
3. Accuracy tested and guaranteed at V<sub>RH</sub> – V<sub>RL</sub> = 3.0 V ± 10%.
4. Current measured at maximum system clock frequency with ADC active.
5. Maximum leakage occurs at maximum operating temperature. Current decreases by approximately one-half for each 10°C decrease from maximum temperature.

**Table 12 ADC AC Characteristics (Operating)**(V<sub>DD</sub> and V<sub>DDA</sub> = 3.0 Vdc ± 10%, V<sub>SS</sub> = 0 Vdc, T<sub>A</sub> within operating temperature range)

Num	Parameter	Symbol	Min	Max	Unit
1	ADC Clock Frequency	F <sub>ADCLK</sub>	0.5	1.05	MHz
2	8-bit Conversion Time <sup>1</sup> F <sub>ADCLK</sub> = 1.05 MHz	T <sub>CONV</sub>	15.2	—	μs
3	10-bit Conversion Time <sup>1</sup> F <sub>ADCLK</sub> = 1.05 MHz	T <sub>CONV</sub>	17.1	—	μs
4	Stop Recovery Time	T <sub>SR</sub>	—	50	μs

## NOTES:

1. Conversion accuracy varies with F<sub>ADCLK</sub> rate. Reduced conversion accuracy occurs at maximum.

**Table 13 ADC Conversion Characteristics (Operating)**(V<sub>DD</sub> and V<sub>DDA</sub> = 3.0 Vdc ± 10%, V<sub>SS</sub> = 0 Vdc, T<sub>A</sub> = T<sub>L</sub> to T<sub>H</sub>, F<sub>ADCLK</sub> = 1.05 MHz)

Num	Parameter	Symbol	Min	Typical	Max	Unit
1	8-bit Resolution <sup>1</sup>	1 Count	—	12	—	mV
2	8-bit Differential Nonlinearity	DNL	–0.5	—	0.5	Counts

Table 13 ADC Conversion Characteristics (Operating)

(V<sub>DD</sub> and V<sub>DDA</sub> = 3.0 Vdc ± 10%, V<sub>SS</sub> = 0 Vdc, T<sub>A</sub> = T<sub>L</sub> to T<sub>H</sub>, F<sub>ADCLK</sub> = 1.05 MHz)

3	8-bit Integral Nonlinearity	INL	-1.0	—	1.0	Counts
4	8-bit Absolute Error <sup>2</sup>	AE	-1.5	—	1.5	Counts
5	10-bit Resolution <sup>1</sup>	1 Count	—	3	—	mV
6	10-bit Differential Nonlinearity <sup>3</sup>	DNL	-1	—	1	Counts
7	10-bit Integral Nonlinearity <sup>3</sup>	INL	-2.0	—	2.0	Counts
8	10-bit Absolute Error <sup>3,4</sup>	AE	-4	—	4.0	Counts
9	Source Impedance at Input <sup>5</sup>	R <sub>S</sub>	—	20	—	kΩ

## NOTES:


1. At V<sub>RH</sub> - V<sub>RL</sub> = 3.072 V, one 10-bit count = 3 mV and one 8-bit count = 12 mV.
  2. 8-bit absolute error of 1.5 counts (18 mV) includes 1/2 count (6 mV) inherent quantization error and 1 count (12 mV) circuit (differential, integral, and offset) error.
  3. Conversion accuracy varies with F<sub>ADCLK</sub> rate. Reduced conversion accuracy occurs at maximum f<sub>ADCLK</sub>. Assumes that minimum sample time (2 ADC Clocks) is selected.
  4. 10-bit absolute error of 4.0 counts (12 mV) includes 1/2 count (1.5 mV) inherent quantization error and 3.5 counts (10.5 mV) circuit (differential, integral, and offset) error.
  5. Maximum source impedance is application-dependent. Error resulting from pin leakage depends on junction leakage into the pin and on leakage due to charge-sharing with internal capacitance.
- Error from junction leakage is a function of external source impedance and input leakage current. Expected error in result value due to junction leakage is expressed in voltage (V<sub>ERRJ</sub>):

$$V_{ERRJ} = R_S \times I_{OFF}$$

where I<sub>OFF</sub> is a function of operating temperature, as shown in **Table 11**.

Charge-sharing leakage is a function of input source impedance, conversion rate, change in voltage between successive conversions, and the size of the decoupling capacitor used. Error levels are best determined empirically. In general, continuous conversion of the same channel may not be compatible with high source impedance.

## Freescale Semiconductor, Inc.




A - +1/2 COUNT (6 mV) INHERENT QUANTIZATION ERROR

B - CIRCUIT-CONTRIBUTED +12 mV ERROR

C - +18 mV ABSOLUTE ERROR (1.5 8-BIT COUNTS)

ADC 8-BIT ACCURACY LV

**Figure 20 8-Bit ADC Conversion Accuracy**



A - +.5 COUNT (1.5 mV) INHERENT QUANTIZATION ERROR

B - CIRCUIT-CONTRIBUTED +10.5 mV ERROR

C - +12 mV ABSOLUTE ERROR (4 10-BIT COUNTS)

ADC 10-BIT ACCURACY LV

**Figure 21 10-Bit ADC Conversion Accuracy**







**Home Page:**

[www.freescale.com](http://www.freescale.com)

**email:**

[support@freescale.com](mailto:support@freescale.com)

**USA/Europe or Locations Not Listed:**

Freescale Semiconductor  
Technical Information Center, CH370  
1300 N. Alma School Road  
Chandler, Arizona 85224  
(800) 521-6274  
480-768-2130

[support@freescale.com](mailto:support@freescale.com)

**Europe, Middle East, and Africa:**

Freescale Halbleiter Deutschland GmbH  
Technical Information Center  
Schatzbogen 7  
81829 Muenchen, Germany  
+44 1296 380 456 (English)  
+46 8 52200080 (English)  
+49 89 92103 559 (German)  
+33 1 69 35 48 48 (French)  
[support@freescale.com](mailto:support@freescale.com)

**Japan:**

Freescale Semiconductor Japan Ltd.  
Headquarters  
ARCO Tower 15F  
1-8-1, Shimo-Meguro, Meguro-ku  
Tokyo 153-0064, Japan  
0120 191014  
+81 2666 8080  
[support.japan@freescale.com](mailto:support.japan@freescale.com)

**Asia/Pacific:**

Freescale Semiconductor Hong Kong Ltd.  
Technical Information Center  
2 Dai King Street  
Tai Po Industrial Estate,  
Tai Po, N.T., Hong Kong  
+800 2666 8080  
[support.asia@freescale.com](mailto:support.asia@freescale.com)

**For Literature Requests Only:**

Freescale Semiconductor  
Literature Distribution Center  
P.O. Box 5405  
Denver, Colorado 80217  
(800) 441-2447  
303-675-2140  
Fax: 303-675-2150  
LDCForFreescaleSemiconductor  
@hibbertgroup.com

RoHS-compliant and/or Pb-free versions of Freescale products have the functionality and electrical characteristics of their non-RoHS-compliant and/or non-Pb-free counterparts. For further information, see <http://www.freescale.com> or contact your Freescale sales representative.

For information on Freescale's Environmental Products program, go to <http://www.freescale.com/epp>.

Information in this document is provided solely to enable system and software implementers to use Freescale Semiconductor products. There are no express or implied copyright licenses granted hereunder to design or fabricate any integrated circuits or integrated circuits based on the information in this document.

Freescale Semiconductor reserves the right to make changes without further notice to any products herein. Freescale Semiconductor makes no warranty, representation or guarantee regarding the suitability of its products for any particular purpose, nor does Freescale Semiconductor assume any liability arising out of the application or use of any product or circuit, and specifically disclaims any and all liability, including without limitation consequential or incidental damages. "Typical" parameters which may be provided in Freescale Semiconductor data sheets and/or specifications can and do vary in different applications and actual performance may vary over time. All operating parameters, including "Typicals" must be validated for each customer application by customer's technical experts. Freescale Semiconductor does not convey any license under its patent rights nor the rights of others. Freescale Semiconductor products are not designed, intended, or authorized for use as components in systems intended for surgical implant into the body, or other applications intended to support or sustain life, or for any other application in which the failure of the Freescale Semiconductor product could create a situation where personal injury or death may occur. Should Buyer purchase or use Freescale Semiconductor products for any such unintended or unauthorized application, Buyer shall indemnify and hold Freescale Semiconductor and its officers, employees, subsidiaries, affiliates, and distributors harmless against all claims, costs, damages, and expenses, and reasonable attorney fees arising out of, directly or indirectly, any claim of personal injury or death associated with such unintended or unauthorized use, even if such claim alleges that Freescale Semiconductor was negligent regarding the design or manufacture of the part.