## Introduction

This document provides an overview of the MC68HC908JL8 and MC68HC908JK8 devices. For complete details refer to the MC68HC908JL8 Data Sheet (Motorola document order number MC68HC908JL8/D).

## General Description

The MC68HC908JL8 is a member of the low-cost, high-performance M68HC08 Family of 8-bit microcontroller units (MCUs). The M68HC08 Family is a Complex Instruction Set Computer (CISC) with a Von Neumann architecture. All MCUs in the family use the enhanced M68HC08 central processor unit (CPU08) and are available with a variety of modules, memory sizes and types, and package types.

Table 1. MC Order Numbers

| MC Order Number | Operating Temperature Range | Package |
| :---: | :---: | :---: |
| MC68HC908JK8CP | $-40^{\circ} \mathrm{C}$ to $+85^{\circ} \mathrm{C}$ | 20-pin PDIP |
| MC68HC908JK8MP | $-40^{\circ} \mathrm{C}$ to $+125^{\circ} \mathrm{C}$ |  |
| MC68HC908JK8CDW | $-40{ }^{\circ} \mathrm{C}$ to $+85^{\circ} \mathrm{C}$ | 20-pin SOIC |
| MC68HC908JK8MDW | $-40^{\circ} \mathrm{C}$ to $+125^{\circ} \mathrm{C}$ |  |
| MC68HC908JL8CP | $-40^{\circ} \mathrm{C}$ to $+85^{\circ} \mathrm{C}$ | 28-pin PDIP |
| MC68HC908JL8MP | $-40^{\circ} \mathrm{C}$ to $+125{ }^{\circ} \mathrm{C}$ |  |
| MC68HC908JL8CDW | $-40^{\circ} \mathrm{C}$ to $+85^{\circ} \mathrm{C}$ | 28-pin SOIC |
| MC68HC908JL8MDW | $-40{ }^{\circ} \mathrm{C}$ to $+125{ }^{\circ} \mathrm{C}$ |  |
| MC68HC908JL8CSP | $-40^{\circ} \mathrm{C}$ to $+85^{\circ} \mathrm{C}$ | 32-pin SDIP |
| MC68HC908JL8MSP | $-40^{\circ} \mathrm{C}$ to $+125{ }^{\circ} \mathrm{C}$ |  |
| MC68HC908JL8CFA | $-40^{\circ} \mathrm{C}$ to $+85^{\circ} \mathrm{C}$ | 32-pin LQFP |
| MC68HC908JL8MFA | $-40^{\circ} \mathrm{C}$ to $+125^{\circ} \mathrm{C}$ |  |

## Features

Features include:

- High-performance M68HC08 architecture
- Fully upward-compatible object code with M6805, M146805, and M68HC05 Families
- Low-power design; fully static with stop and wait modes
- Maximum internal bus frequency:
- $8-\mathrm{MHz}$ at 5 V operating voltage
- $4-\mathrm{MHz}$ at 3 V operating voltage
- Oscillator options:
- Crystal or resonator
- RC oscillator
- 8,192 bytes user program FLASH memory with security ${ }^{(1)}$ feature
- 256 bytes of on-chip RAM
- Two 16-bit, 2-channel timer interface modules (TIM1 and TIM2) with selectable input capture, output compare, and PWM capability on each channel; external clock input option on TIM2
- 13-channel, 8-bit analog-to-digital converter (ADC)
- Serial communications interface module (SCI)
- 26 general-purpose input/output (I/O) ports:
- 8 keyboard interrupt with internal pull-up
- 11 LED drivers (sink)
- $2 \times 25 \mathrm{~mA}$ open-drain I/O with pull-up
- System protection features:
- Optional computer operating properly (COP) reset, driven by internal 64-kHz RC oscillator
- Optional low-voltage detection with reset and selectable trip points for 3 V and 5 V operation
- Illegal opcode detection with reset
- Illegal address detection with reset
- Master reset pin with internal pull-up and power-on reset
- $\overline{\mathrm{IRQ}}$ with schmitt-trigger input and programmable pull-up

1. No security feature is absolutely secure. However, Motorola's strategy is to make reading or copying the FLASH difficult for unauthorized users.

- MC68HC908JL8 is available in these packages:
- 20-pin PDIP (MC68HC908JK8)
- 20-pin SOIC (MC68HC908JK8)
- 28-pin PDIP
- 28-pin SOIC
- 32-pin SDIP
- 32-pin LQFP
- Specific features of the MC68HC908JL8 in 28-pin packages are:
- 23 general-purpose I/Os only
- 7 keyboard interrupt with internal pull-up
- 10 LED drivers (sink)
- 12-channel ADC
- Timer I/O pins on TIM1 only
- Specific features of the MC68HC908JK8 are:
(MC68HC908JL8 in 20-pin packages)
- 15 general-purpose I/Os only
- 1 keyboard interrupt with internal pull-up
- 4 LED drivers (sink)
- 10-channel ADC
- Timer I/O pins on TIM1 only

MCU Block Diagram

## See Figure 1.

## Memory

The central processor unit (CPU08) can address 64 Kbytes of memory space. The memory map is shown in Figure 3.

Addresses \$0000-\$003F, shown in Figure 4, contain most of the control, status, and data registers.

The vector addresses are shown in Table 3.

## MC68HC908JL8SM/D



Figure 1. Block Diagram

## Pin Assignments



Figure 2. MCU Pin Assignments

## Pin Functions

Table 2 provides a description of the pin functions.
Table 2. Pin Functions

| PIN NAME | PIN DESCRIPTION | IN/OUT | VOLTAGE LEVEL |
| :---: | :---: | :---: | :---: |
| VDD | Power supply. | In | 5 V or 3V |
| VSS | Power supply ground. | Out | OV |
| $\overline{\mathrm{RST}}$ | Reset input, active low; with internal pull-up and schmitt trigger input. | In/Out | VDD |
| $\overline{\mathrm{IRQ}}$ | External IRQ pin; with programmable internal pull-up and schmitt trigger input. | In | VDD |
|  | Used for monitor mode entry. | In | VDD to $\mathrm{V}_{\text {TST }}$ |
| OSC1 | Crystal or RC oscillator input. | In | VDD |
| OSC2/RCCLK | OSC2: crystal oscillator output; inverted OSC1 signal. | Out | VDD |
|  | RCCLK: RC oscillator clock output. | Out | VDD |
|  | Pin as PTA6/KBI6 (see PTA0-PTA7). | In/Out | VDD |
| ADC12/T2CLK | ADC12: channel-12 input of ADC. | In | VSS to VDD |
|  | T2CLK: external input clock for TIM2. | In | VDD |
| PTA0-PTA7 | 8-bit general purpose I/O port. | In/Out | VDD |
|  | Each pin has programmable internal pull-up when configured as input. | In | VDD |
|  | Pins as keyboard interrupts, KBI0-KBI7. | In | VDD |
|  | PTA0-PTA5 and PTA7 have LED direct sink capability. | Out | VSS |
|  | PTA6 as OSC2/RCCLK. | Out | VDD |
| PTB0-PTB7 | 8-bit general purpose I/O port. | In/Out | VDD |
|  | Pins as ADC input channels, ADC0-ADC7. | In | VSS to VDD |
| PTD0-PTD7 | 8-bit general purpose I/O port; with programmable internal pull-ups on PTD6-PTD7. | In/Out | VDD |
|  | PTD0-PTD3 as ADC input channels, ADC11-ADC8. | Input | VSS to VDD |
|  | PTD2-PTD3 and PTD6-PTD7 have LED direct sink capability. | Out | VSS |
|  | PTD4 as T1CH0 of TIM1. | In/Out | VDD |
|  | PTD5 as T1CH1 of TIM1. | In/Out | VDD |
|  | PTD6-PTD7 have configurable 25mA open-drain output. | Out | VSS |
|  | PTD6 as TxD of SCI. | Out | VDD |
|  | PTD7 as RxD of SCI. | In | VDD |
| PTE0-PTE1 | 2-bit general purpose I/O port. | In/Out | VDD |
|  | PTE0 as T2CH0 of TIM2. | In/Out | VDD |
|  | PTE1 as T2CH1 of TIM2. | In/Out | VDD |


| $\begin{gathered} \$ 0000 \\ \downarrow \\ \$ 003 F \end{gathered}$ | I/O REGISTERS 64 BYTES |
| :---: | :---: |
| $\begin{gathered} \$ 0040 \\ \downarrow \\ \$ 005 \mathrm{~F} \end{gathered}$ | RESERVED 32 BYTES |
| $\begin{gathered} \$ 0060 \\ \downarrow \\ \$ 015 \mathrm{~F} \end{gathered}$ | RAM <br> 256 BYTES |
| $\begin{gathered} \$ 0160 \\ \downarrow \\ \text { \$DBFF } \end{gathered}$ | UNIMPLEMENTED 55,968 BYTES |
| $\begin{gathered} \text { \$DC00 } \\ \downarrow \\ \text { \$FBFF } \end{gathered}$ | FLASH MEMORY 8,192 BYTES |
| $\begin{gathered} \text { \$FCOO } \\ \downarrow \\ \text { \$FDFF } \end{gathered}$ | MONITOR ROM 512 BYTES |
| \$FE00 | BREAK STATUS REGISTER (BSR) |
| \$FE01 | RESET STATUS REGISTER (RSR) |
| \$FE02 | RESERVED |
| \$FE03 | BREAK FLAG CONTROL REGISTER (BFCR) |
| \$FE04 | INTERRUPT STATUS REGISTER 1 (INT1) |
| \$FE05 | INTERRUPT STATUS REGISTER 2 (INT2) |
| \$FE06 | INTERRUPT STATUS REGISTER 3 (INT3) |
| \$FE07 | RESERVED |
| \$FE08 | FLASH CONTROL REGISTER (FLCR) |
|  | RESERVED |
| \$FEOC | BREAK ADDRESS HIGH REGISTER (BRKH) |
| \$FEOD | BREAK ADDRESS LOW REGISTER (BRKL) |
| \$FE0E | BREAK STATUS AND CONTROL REGISTER (BRKSCR) |
| \$FE0F | RESERVED |
| $\begin{gathered} \text { \$FE10 } \\ \downarrow \\ \text { \$FFCE } \end{gathered}$ | MONITOR ROM 447 BYTES |
| \$FFCF | FLASH BLOCK PROTECT REGISTER (FLBPR) |
| \$FFD0 | MASK OPTION REGISTER (MOR) |
| $\begin{gathered} \text { \$FFD1 } \\ \downarrow \\ \text { \$FFDB } \end{gathered}$ | RESERVED <br> 11 BYTES |
| $\begin{gathered} \text { \$FFDC } \\ \downarrow \\ \text { \$FFFF } \end{gathered}$ | USER FLASH VECTORS 36 BYTES |

Figure 3. Memory Map

## Freescale Semiconductor, Inc.

Addr.
Registe
$\$ 0000$
\$0001
\$0002
\$0003
\$0004
\$0005
\$0006
\$0007
$\$ 0008$
\$0009
\$000A
\$000B
\$000C
\$000D
\$000E
\$000F-
\$0012
\$0013
\$0014
\$0015
\$0016
\$0017
\$0018
\$0019
\$001A
\$001B
\$001C
\$001D
\$001E
\$001F
\$0020
\$0021
\$0022
\$0023
\$0024
\$0025
\$0026
\$0027
\$0028
$\$ 0029$
\$002A

| Register | Bit 7 | 6 | 5 | 4 | 3 | 2 | 1 | Bit 0 |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| PTA | PTA7 | PTA6 | PTA5 | PTA4 | PTA3 | PTA2 | PTA1 | PTAO |
| PTB | PTB7 | PTB6 | PTB5 | PTB4 | PTB3 | PTB2 | PTB1 | PTB0 |
| Unimplemented |  |  |  |  |  |  |  |  |
| PTD | PTD7 | PTD6 | PTD5 | PTD4 | PTD3 | PTD2 | PTD1 | PTD0 |
| DDRA | DDRA7 | DDRA6 | DDRA5 | DDRA4 | DDRA3 | DDRA2 | DDRA1 | DDRAO |
| DDRB | DDRB7 | DDRB6 | DDRB5 | DDRB4 | DDRB3 | DDRB2 | DDRB1 | DDRB0 |
| Unimplemented |  |  |  |  |  |  |  |  |
| DDRD | DDRD7 | DDRD6 | DDRD5 | DDRD4 | DDRD3 | DDRD2 | DDRD1 | DDRD0 |
| PTE |  |  |  |  |  |  | PTE1 | PTE0 |
| Unimplemented |  |  |  |  |  |  |  |  |
| PDCR |  |  |  |  | SLOWD7 | SLOWD6 | PTDPU7 | PTDPU6 |
| Unimplemented |  |  |  |  |  |  |  |  |
| DDRE |  |  |  |  |  |  | DDRE1 | DDRE0 |
| PTAPUE | PTA6EN | PTAPUE6 | PTAPUE5 | PTAPUE4 | PTAPUE3 | PTAPUE2 | PTAPUE1 | PTAPUEO |
| PTA7PUE | PTAPUE7 |  |  |  |  |  |  |  |
| Unimplemented |  |  |  |  |  |  |  |  |
| Unimplemented |  |  |  |  |  |  |  |  |
| SCC1 | LOOPS | ENSCI | TXINV | M | WAKE | ILTY | PEN | PTY |
| SCC2 | SCTIE | TCIE | SCRIE | ILIE | TE | RE | RWU | SBK |
| SCC3 | R8 | T8 | DMARE | DMATE | ORIE | NEIE | FEIE | PEIE |
| SCS1 | SCTE | TC | SCRF | IDLE | OR | NF | FE | PE |
| SCS2 |  |  |  |  |  |  | BKF | RPF |
| SCDR | R7/T7 | R6/T6 | R5/T5 | R4/T4 | R3/T3 | R2/T2 | R1/T1 | RO/T0 |
| SCBR |  |  | SCP1 | SCPO |  | SCR2 | SCR1 | SCRO |
| KBSCR |  |  |  |  | KEYF | ACKK | IMASKK | MODEK |
| KBIER | KBIE7 | KBIE6 | KBIE5 | KBIE4 | KBIE3 | KBIE2 | KBIE1 | KBIE0 |
| Unimplemented |  |  |  |  |  |  |  |  |
| INTSCR |  |  |  |  | IRQF | ACK | IMASK | MODE |
| CONFIG2 | IRQPUD |  |  | LVIT1 | LVITO |  |  | STOP_ICLKDIS |
| CONFIG1 | COPRS |  |  | LVID | R | SSREC | STOP | COPD |
| T1SC | TOF | TOIE | TSTOP | TRST | 0 | PS2 | PS1 | PSO |
| T1CNTH | Bit 15 | Bit 14 | Bit 13 | Bit 12 | Bit 11 | Bit 10 | Bit 9 | Bit 8 |
| T1CNTL | Bit 7 | Bit 6 | Bit 5 | Bit 4 | Bit 3 | Bit 2 | Bit 1 | Bit 0 |
| T1MODH | Bit 15 | Bit 14 | Bit 13 | Bit 12 | Bit 11 | Bit 10 | Bit 9 | Bit 8 |
| T1MODL | Bit 7 | Bit 6 | Bit 5 | Bit 4 | Bit 3 | Bit 2 | Bit 1 | Bit 0 |
| T1SC0 | CHOF | CHOIE | MSOB | MSOA | ELSOB | ELSOA | TOV0 | CHOMAX |
| T1CHOH | Bit 15 | Bit 14 | Bit 13 | Bit 12 | Bit 11 | Bit 10 | Bit 9 | Bit 8 |
| T1CHOL | Bit 7 | Bit 6 | Bit 5 | Bit 4 | Bit 3 | Bit 2 | Bit 1 | Bit 0 |
| T1SC1 | CH1F | CH1IE | 0 | MS1A | ELS1B | ELS1A | TOV1 | CH1MAX |
| T1CH1H | Bit 15 | Bit 14 | Bit 13 | Bit 12 | Bit 11 | Bit 10 | Bit 9 | Bit 8 |
| T1CH1L | Bit 7 | Bit 6 | Bit 5 | Bit 4 | Bit 3 | Bit 2 | Bit 1 | Bit 0 |
|  |  | = Unimplem | ted or Reser |  |  |  |  |  |

Figure 4. Control, Status, and Data Registers (Sheet 1 of 2)

## Freescale Semiconductor, Inc.

Addr.
\$002B\$002F
\$0030
\$0031
\$0032
$\$ 0033$
\$0034
\$0035
\$0036
\$0037
\$0038
$\$ 0039$
\$003A
\$003B
\$0038
\$003C
\$003D
\$003E
\$003F
\$FE00
\$FE01
\$FE02
\$FE03
\$FE04
\$FE05
\$FE06
\$FE07
\$FE08
\$FE09-
\$FEOB
\$FEOC
\$FEOD
\$FEOE
\$FFCF
\$FFD0
\$FFFF

| Register | Bit 7 | 6 | 5 | 4 | 3 | 2 | 1 | Bit 0 |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| Unimplemented |  |  |  |  |  |  |  |  |
| Unimplemented |  |  |  |  |  |  |  |  |
| T2SC | TOF | TOIE | TSTOP | TRST | 0 | PS2 | PS1 | PSO |
| T2CNTH | Bit 15 | Bit 14 | Bit 13 | Bit 12 | Bit 11 | Bit 10 | Bit 9 | Bit 8 |
| T2CNTL | Bit 7 | Bit 6 | Bit 5 | Bit 4 | Bit 3 | Bit 2 | Bit 1 | Bit 0 |
| T2MODH | Bit 15 | Bit 14 | Bit 13 | Bit 12 | Bit 11 | Bit 10 | Bit 9 | Bit 8 |
| T2MODL | Bit 7 | Bit 6 | Bit 5 | Bit 4 | Bit 3 | Bit 2 | Bit 1 | Bit 0 |
| T2SCO | CHOF | CHOIE | MSOB | MSOA | ELSOB | ELSOA | TOVO | CHOMAX |
| T2CHOH | Bit 15 | Bit 14 | Bit 13 | Bit 12 | Bit 11 | Bit 10 | Bit 9 | Bit 8 |
| T2CHOL | Bit 7 | Bit 6 | Bit 5 | Bit 4 | Bit 3 | Bit 2 | Bit 1 | Bit 0 |
| T2SC1 | CH1F | CH1IE | 0 | MS1A | ELS1B | ELS1A | TOV1 | CH1MAX |
| T2CH1H | Bit 15 | Bit 14 | Bit 13 | Bit 12 | Bit 11 | Bit 10 | Bit 9 | Bit 8 |
| T2CH1L | Bit 7 | Bit 6 | Bit 5 | Bit 4 | Bit 3 | Bit 2 | Bit 1 | Bit 0 |
| Unimplemented |  |  |  |  |  |  |  |  |
| OSCTRIM | TRIM7 | TRIM6 | TRIM5 | TRIM4 | TRIM3 | TRIM2 | TRIM1 | TRIMO |
| ADSCR | COCO | AIEN | ADCO | ADCH4 | ADCH3 | ADCH2 | ADCH1 | ADCH0 |
| ADR | AD7 | AD6 | AD5 | AD4 | AD3 | AD2 | AD1 | ADO |
| ADICLK | ADIV2 | ADIV1 | ADIV0 | 0 | 0 | 0 | 0 | 0 |
| Unimplemented |  |  |  |  |  |  |  |  |
| BSR |  |  |  |  |  |  | SBSW |  |
| RSR | POR | PIN | COP | ILOP | ILAD | MODRST | LVI | 0 |
| Reserved |  |  |  |  |  |  |  |  |
| BFCR | BCFE |  |  |  |  |  |  |  |
| INT1 | IF6 | IF5 | IF4 | IF3 | 0 | IF1 | 0 | 0 |
| INT2 | IF14 | IF13 | IF12 | IF11 | 0 | 0 | IF8 | IF7 |
| INT3 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | IF15 |
| Reserved |  |  |  |  |  |  |  |  |
|  |  |  |  |  |  |  |  |  |
|  |  |  |  |  |  |  |  |  |
| Reserved |  |  |  |  |  |  |  |  |
| BRKH | Bit 15 | Bit 14 | Bit 13 | Bit 12 | Bit 11 | Bit 10 | Bit 9 | Bit 8 |
| BRKL | Bit 7 | Bit 6 | Bit 5 | Bit 4 | Bit 3 | Bit 2 | Bit 1 | Bit 0 |
| BRKSCR | BRKE | BRKA | 0 | 0 | 0 | 0 | 0 | 0 |
| FLBPR (non-volatile register) | BPR7 | BPR6 | BPR5 | BPR4 | BPR3 | BPR2 | BPR1 | BPR0 |
| MOR (non-volatile register) | OSCSEL |  |  |  |  |  |  |  |
| COPCTL | WRITE ANY VALUE TO RESET COP WATCHDOG |  |  |  |  |  |  |  |
|  |  | Unimple | d or Res |  |  |  |  |  |

Figure 4. Control, Status, and Data Registers (Sheet 2 of 2)

Table 3. Vector Addresses

| Vector Priority | Vector | Address | Vector |
| :---: | :---: | :---: | :---: |
| Lowest | IF16 | - | Not used |
|  | IF15 | \$FFDE | ADC conversion complete vector (high) |
|  |  | \$FFDF | ADC conversion complete vector (low) |
|  | IF14 | \$FFE0 | Keyboard vector (high) |
|  |  | \$FFE1 | Keyboard vector (low) |
|  | IF13 | \$FFE2 | SCI transmit vector (high) |
|  |  | \$FFE3 | SCI transmit vector (low) |
|  | IF12 | \$FFE4 | SCI receive vector (high) |
|  |  | \$FFE5 | SCI receive vector (low) |
|  | IF11 | \$FFE6 | SCI error vector (high) |
|  |  | \$FFE7 | SCI error vector (low) |
|  | IF10 and IF9 | - | Not used |
|  | IF8 | \$FFEC | TIM2 overflow vector (high) |
|  |  | \$FFED | TIM2 overflow vector (low) |
|  | IF7 | \$FFEE | TIM2 channel 1 vector (high) |
|  |  | \$FFEF | TIM2 channel 1 vector (low) |
|  | IF6 | \$FFF0 | TIM2 channel 0 vector (high) |
|  |  | \$FFF1 | TIM2 channel 0 vector (low) |
|  | IF5 | \$FFF2 | TIM1 overflow vector (high) |
|  |  | \$FFF3 | TIM1 overflow vector (low) |
|  | IF4 | \$FFF4 | TIM1 channel 1 vector (high) |
|  |  | \$FFF5 | TIM1 channel 1 vector (low) |
|  | IF3 | \$FFF6 | TIM1 channel 0 vector (high) |
|  |  | \$FFF7 | TIM1 channel 0 vector (low) |
|  | IF2 | - | Not used |
|  | IF1 | \$FFFA | $\overline{\mathrm{IRQ}}$ vector (high) |
|  |  | \$FFFB | $\overline{\mathrm{IRQ}}$ vector (low) |
|  | - | \$FFFC | SWI vector (high) |
|  |  | \$FFFD | SWI vector (low) |
| Highest | - | \$FFFE | Reset vector (high) |
|  |  | \$FFFF | Reset vector (low) |

## FLASH Module

The FLASH memory consists of an array of 8,192 bytes with an additional 36 bytes for user vectors, 2 bytes for non-volatile registers. The minimum size of FLASH memory that can be erased is 64 bytes; and the maximum size of FLASH memory that can be programmed in a program cycle is 32 bytes (a row). Program and erase operations are facilitated through control bits in the FLASH control register (FLCR). Details for these operations appear later in this section. The address ranges for the user memory and vectors are:

- \$DC00 - \$FBFF; user memory, 8,192 bytes
- \$FFCF and \$FFD0; non-volatile registers, 2 bytes
- \$FFDC - \$FFFF; user interrupt vectors, 36 bytes

NOTE: An erased bit reads as logic 1 and a programmed bit reads as logic 0 . A security feature prevents unauthorized viewing of the FLASH contents.

FLASH Control<br>Register

The FLASH control register (FLCR) controls FLASH program and erase operations.

| \$FE08 | Bit 7 | 6 | 5 | 4 | 3 | 2 | 1 | Bit 0 |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  | 0 | 0 | 0 | 0 | HVEN | MASS | ERASE | PGM |
| Reset: | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 |

Figure 5. FLASH Control Register (FLCR)
HVEN — High Voltage Enable Bit
1 = High voltage enabled to array and charge pump on
MASS - Mass Erase Control Bit
1 = Mass Erase operation selected
ERASE - Erase Control Bit
1 = Erase operation selected
PGM - Program Control Bit
1 = Program operation selected

FLASH Page Erase Operation

Use the following procedure to erase a page of FLASH memory. A page consists of 64 consecutive bytes starting from addresses \$XX00, \$XX40, $\$ X X 80$, or $\$ X X C 0$. Any FLASH memory page can be erased alone. The 36byte user interrupt vector area also forms a page, but only be erased by a mass erase operation.

1. Set the ERASE bit and clear the MASS bit in the FLASH control register.
2. Read the FLASH block protect register (\$FFCF).
3. Write any data to any FLASH location within the address range of the block to be erased.
4. Wait for a time, $\mathrm{t}_{\text {nvs }}$ (minimum $10 \mu \mathrm{~s}$ ).
5. Set the HVEN bit.
6. Wait for a time, $\mathrm{t}_{\text {erase }}$ (minimum 4 ms ).
7. Clear the ERASE and MASS bits.
8. Wait for a time, $\mathrm{t}_{\text {nvh }}$ (minimum $5 \mu \mathrm{~s}$ ).
9. Clear the HVEN bit.
10. After time, $\mathrm{t}_{\text {rcv }}$ (typical $1 \mu \mathrm{~s}$ ), the memory can be accessed in read mode again.

NOTE: Programming and erasing of FLASH locations cannot be performed by code being executed from the FLASH memory. These operations must be performed in the order as shown, but other unrelated operations may occur between the steps.


#### Abstract

FLASH Program Programming of the FLASH memory is done on a row basis. A row consists of Operation 32 consecutive bytes starting from addresses \$XX00, \$XX20, \$XX40, \$XX60, \$XX80, \$XXA0, \$XXC0, or \$XXE0. Use the following step-by-step procedure to program a row of FLASH memory.


NOTE: Only bytes which are currently \$FF may be programmed.

1. Set the PGM bit. This configures the memory for program operation and enables the latching of address and data for programming.
2. Read from the FLASH block protect register (\$FFCF).
3. Write any data to any FLASH location within the address range desired.
4. Wait for a time, $\mathrm{t}_{\mathrm{nvs}}$ (minimum $10 \mu \mathrm{~s}$ ).
5. Set the HVEN bit.
6. Wait for a time, $\mathrm{t}_{\mathrm{pgs}}$ (minimum $5 \mu \mathrm{~s}$ ).
7. Write data to the FLASH address being programmed.
(The time between each FLASH address change, or the time between the last FLASH address programmed to clearing PGM bit, must not exceed the maximum programming time, $\mathrm{t}_{\text {prog }}$ maximum.)
8. Wait for time, $\mathrm{t}_{\text {prog }}$ (minimum $30 \mu \mathrm{~s}$ ).
9. Repeat step 6 and 7 until desired bytes within the row are programmed.
10. Clear the PGM bit ${ }^{(1)}$.
11. Wait for time, $\mathrm{t}_{\mathrm{nvh}}$ (minimum $5 \mu \mathrm{~s}$ ).
12. Clear the HVEN bit.
13. After time, $\mathrm{t}_{\mathrm{rcv}}$ (typical $1 \mu \mathrm{~s}$ ), the memory can be accessed in read mode again.

NOTE: Programming and erasing of FLASH locations cannot be performed by code being executed from the FLASH memory. These operations must be performed in the order shown, other unrelated operations may occur between the steps. Do not exceed $t_{\text {prog }}$ maximum.

FLASH Block Protect Register

The FLASH block protect register is implemented as a byte within the FLASH memory, and therefore it is programmed using a FLASH memory byteprogramming operation. The value in this register determines the starting address of the protected range within the FLASH memory. The FLASH is protected from this address to the end of FLASH memory at \$FFFF.

| \$FFCF | Bit 7 | 6 | 5 | 4 | 3 | 2 | 1 | Bit 0 |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  | BPR7 | BPR6 | BPR5 | BPR4 | BPR3 | BPR2 | BPR1 | BPR0 |
| Reset: | Unaffected by reset. Initial value from factory is all 1's. |  |  |  |  |  |  |  |

Figure 6. FLASH Block Protect Register (FLBPR)

BPR[7:0] — FLASH Protection Register Bits [7:0]

MC68HC908JL8•MC68HC908JK8


Figure 7. FLASH Block Protect Start Address
Table 4. Examples of Protect Start Address

| BPR[7:0] | Start of Address of Protect Range |
| :---: | :---: |
| \$00-\$70 | The entire FLASH memory is protected. |
| \$71(0111 0001) | \$DC40 (1101 11000100 0000) |
| \$72 (0111 0010) | \$DC80 (1101 11001000 0000) |
| \$73 (0111 0011) | \$DCC0 (1101 11001100 0000) |
| and so on... |  |
| \$FD (1111 1101) | \$FF40 (1111 11110100 0000) |
| \$FE (1111 1110) | \$FF80 (1111 11111000 0000) |
| \$FF | The entire FLASH memory is not protected. |

## Mask Option Register (MOR)

The mask option register (MOR) is implemented as a byte within the FLASH memory, and therefore it is programmed using a FLASH memory byteprogramming operation. This register is read after a power-on reset to determine the type of oscillator selected.


Figure 8 Mask Option Register (MOR)
OSCSEL — Oscillator Select Bit
1 = Crystal oscillator
$0=$ RC oscillator

## Configuration Registers (CONFIG1, CONFIG2)

The configuration registers are used to initialize various options. The configuration registers can each be written once after each reset. Most of the configuration register bits are cleared during reset. Since the various options affect the operation of the microcontroller unit (MCU) it is recommended that these registers be written immediately after reset. The configuration registers are located at $\$ 001 \mathrm{E}$ and $\$ 001 \mathrm{~F}$, and may be read at anytime.


Figure 9 Configuration Register 2 (CONFIG2)
IRQPUD - $\overline{\mathrm{IRQ}}$ Pin Pullup Disable Bit
$0=$ Internal pullup is connected between $\overline{\mathrm{RQ}}$ pin and $\mathrm{V}_{\mathrm{DD}}$
LVIT1, LVIT0 - LVI Trip Voltage Selection Bits
$0: X=$ For 3-V operation
1:0 = For 5-V operation
STOP_ICLKDIS - Internal Oscillator Stop Mode Disable Bit
1 = Internal oscillator disabled during stop mode

| \$001F | Bit 7 | 6 | 5 | 4 | 3 | 2 | 1 | Bit 0 |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  | COPRS | R | R | LVID | R | SSREC | STOP | COPD |
| Reset: | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 |
| POR: | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 |

Figure 10 Configuration Register 1 (CONFIG1)
COPRS - COP Reset Period Selection Bit
$1=$ COP reset short cycle $=\left(2^{13}-2^{4}\right) \times$ ICLK
$0=$ COP reset long cycle $=\left(2^{18}-2^{4}\right) \times$ ICLK
To prevent a reset due to a COP watchdog timeout, write any value to COPCTL (\$FFFF) before the COP timer reaches the selected timeout.

LVID - LVI Disable Bit
1 = LVI disabled
SSREC — Short Stop Recovery Bit
1 = Stop mode recovery after 32 ICLK cycles
0 = Stop mode recovery after 4096 ICLK cycles
NOTE: Exiting stop mode by an LVI reset will result in the long stop recovery.
STOP — STOP Instruction Enable Bit
1 = STOP instruction enabled
$0=$ STOP instruction treated as illegal opcode
COPD - COP Disable Bit
1 = COP module disabled

## SIM Reset Status Register

This register contains seven flags that show the source of the last reset. Clear the SIM reset status register by reading it. A power-on reset sets the POR bit and clears all other bits in the register.

| \$FE01 | Bit 7 | 6 | 5 | 4 | 3 | 2 | 1 | Bit 0 |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  | POR | PIN | COP | ILOP | ILAD | MODRST | LVI | 0 |
| POR: | 1 | 0 | 0 | 0 | 0 | 0 | 0 | 0 |

Figure 11. SIM Reset Status Register (SRSR)
POR — Power-On Reset Bit
1 = Last reset caused by POR circuit
PIN - External Reset Bit
1 = Last reset caused by external reset pin ( $\overline{\mathrm{RST}}$ )
COP - Computer Operating Properly Reset Bit
1 = Last reset caused by COP timeout
ILOP - Illegal Opcode Reset Bit
1 = Last reset caused by an illegal opcode
ILAD - Illegal Address Reset Bit (opcode fetches only)
1 = Last reset caused by an opcode fetch from an illegal address
MODRST — Monitor Mode Entry Module Reset Bit
1 = Last reset caused by monitor mode entry when vector locations \$FFFE and \$FFFF are \$FF after POR while $\overline{\mathrm{RQ}}=\mathrm{V}_{\mathrm{DD}}$

LVI — Low Voltage Inhibit Reset Bit
1 = Last reset caused by LVI circuit

## Interrupt Status Registers (INT1, INT2, INT3)

These three registers include status flags which indicate which interrupt sources currently have pending requests. See Table 3.

| \$FE04 | Bit 7 | 6 | 5 | 4 | 3 | 2 | 1 | Bit 0 |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  | IF6 | IF5 | IF4 | IF3 | 0 | IF1 | 0 | 0 |
| Reset: | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 |
| Source: | T2TCHO | T1TOF | T1TCH1 | 1 TCH |  | $\overline{\mathrm{RQ}}$ |  |  |

Figure 12. Interrupt Status Register 1 (INT1)

# Freescale Semiconductor, Inc. 

| \$FE05 | Bit 7 | 6 | 5 | 4 | 3 | 2 | 1 | Bit 0 |
| :--- | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  | IF14 | IF13 | IF12 | IF11 | 0 | 0 | IF8 | IF7 |
| Reset: | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 |
| Source: | KBI | SCI Tx | SCI Rx | SCI Error |  |  | T2TOF | T2TCH1 |

Figure 13. Interrupt Status Register 2 (INT2)

| \$FE06 | Bit 7 | 6 | 5 | 4 | 3 | 2 | 1 | Bit 0 |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  | 0 | 0 | 0 | 0 | 0 | 0 | 0 | IF15 |
| Reset: | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 |

Source:
Figure 14. Interrupt Status Register 3 (INT3)
IFxx — Interrupt Flags
These flags indicate the presence of interrupt requests from the sources shown below the corresponding IFxx bit.

1 = Interrupt request pending
$0=$ No interrupt request present

## Central Processor Unit (CPU)

Figure 15 shows the five CPU registers. CPU registers are not part of the memory map.


Figure 15. CPU Registers

Instruction Set
Summary

Table 5 provides a summary of the M68HC08 instruction set.
Table 5. Instruction Set Summary (Sheet 1 of 7)

| Source Form | Operation | Description | $\begin{aligned} & \text { Effect } \\ & \text { on CCR } \end{aligned}$ |  |  |  |  |  |  | $\begin{aligned} & 0 \\ & 00 \\ & 0 \\ & 0 \\ & 0 \\ & 0 \end{aligned}$ | $\begin{aligned} & \text { 은 } \\ & \frac{1}{0} \\ & \frac{1}{0} \\ & \hline 0 \end{aligned}$ | $\begin{aligned} & \boldsymbol{g} \\ & \mathbf{d} \\ & \hline \mathbf{U} \end{aligned}$ |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  |  | V | H | I | N | Z | C |  |  |  |  |
| ADC \#opr ADC opr ADC opr ADC opr,X ADC opr, X ADC , X ADC opr,SP ADC opr,SP | Add with Carry | $A \leftarrow(A)+(M)+(C)$ | $\imath$ | $\hat{\imath}$ | - | $\hat{\imath}$ | $\imath$ | $\imath$ | IMM <br> DIR <br> EXT <br> IX2 <br> IX1 <br> IX <br> SP1 <br> SP2 | $\begin{array}{\|c} \text { A9 } \\ \text { B9 } \\ \text { C9 } \\ \text { D9 } \\ \text { E9 } \\ \text { F9 } \\ \text { 9EE9 } \\ \text { 9ED9 } \end{array}$ | ii <br> dd <br> hh II ee ff ff ff ee ff | 2 3 4 4 3 2 4 5 |
| ADD \#opr ADD opr ADD opr ADD opr,X ADD opr, $X$ ADD , X ADD opr,SP ADD opr,SP | Add without Carry | $A \leftarrow(A)+(M)$ | $\imath$ | $\hat{\imath}$ | - | $\imath$ | $\hat{\imath}$ | $\uparrow$ | IMM <br> DIR <br> EXT <br> IX2 <br> IX1 <br> IX <br> SP1 <br> SP2 | $\begin{array}{\|c} \text { AB } \\ \text { BB } \\ \text { CB } \\ \text { DB } \\ \text { EB } \\ \text { FB } \\ 9 E E B \\ 9 E D B \end{array}$ | ii <br> dd <br> hh II <br> eeff <br> ff <br> ff <br> ee ff | 2 3 4 4 3 2 4 5 |
| AIS \#opr | Add Immediate Value (Signed) to SP | $\mathrm{SP} \leftarrow(\mathrm{SP})+(16 \ll \mathrm{M})$ | - | - | - | - | - | - | IMM | A7 | ii | 2 |
| AIX \#opr | Add Immediate Value (Signed) to H:X | $\mathrm{H}: \mathrm{X} \leftarrow(\mathrm{H}: \mathrm{X})+(16 \ll M)$ | - | - | - | - | - | - | IMM | AF | ii | 2 |
| AND \#opr AND opr AND opr AND opr,X AND opr, X AND , X AND opr,SP AND opr,SP | Logical AND | $A \leftarrow(A) \&(M)$ | 0 | - | - | $\uparrow$ | $\hat{\imath}$ | - | IMM <br> DIR <br> EXT <br> IX2 <br> IX1 <br> IX <br> SP1 <br> SP2 | $\begin{array}{\|c} \text { A4 } \\ \text { B4 } \\ \text { C4 } \\ \text { D4 } \\ \text { E4 } \\ \text { F4 } \\ \text { 9EE4 } \\ \text { 9ED4 } \end{array}$ | ii <br> dd hh II ee ff ff ff ee ff | 2 3 4 4 3 2 4 5 |
| ASL opr <br> ASLA <br> ASLX <br> ASL opr,X <br> ASL , X <br> ASL opr,SP | Arithmetic Shift Left (Same as LSL) |  | $\imath$ | - | - | $\hat{\imath}$ | $\imath$ | $\imath$ | DIR <br> INH <br> INH <br> IX1 <br> IX <br> SP1 | $\begin{array}{\|c\|} \hline 38 \\ 48 \\ 58 \\ 68 \\ 78 \\ 9 \mathrm{E} 68 \end{array}$ | dd <br> ff <br> ff | 4 1 1 4 3 5 |
| ASR opr ASRA ASRX ASR opr, X ASR opr,X ASR opr,SP | Arithmetic Shift Right |  | $\imath$ | - | - | $\hat{\imath}$ | $\imath$ | $\hat{\imath}$ | DIR <br> INH <br> INH <br> IX1 <br> IX <br> SP1 | $\begin{array}{\|c\|} 37 \\ 47 \\ 57 \\ 67 \\ 77 \\ 9 \mathrm{E} 67 \end{array}$ | dd <br> ff ff | 4 1 1 4 3 5 |
| BCC rel | Branch if Carry Bit Clear | $\mathrm{PC} \leftarrow(\mathrm{PC})+2+\mathrm{rel} ?(\mathrm{C})=0$ | - | - | - | - | - | - | REL | 24 | rr | 3 |
| BCLR n, opr | Clear Bit n in M | $\mathrm{Mn} \leftarrow 0$ | - | - | - | - | - | - | DIR (b0) <br> DIR (b1) <br> DIR (b2) <br> DIR (b3) <br> DIR (b4) <br> DIR (b5) <br> DIR (b6) <br> DIR (b7) | $\begin{aligned} & 11 \\ & 13 \\ & 15 \\ & 17 \\ & 19 \\ & 1 \mathrm{~B} \\ & 1 \mathrm{D} \\ & 1 \mathrm{~F} \end{aligned}$ | dd <br> dd <br> dd <br> dd <br> dd <br> dd <br> dd <br> dd | 4 4 4 4 4 4 4 4 |
| BCS rel | Branch if Carry Bit Set (Same as BLO) | $\mathrm{PC} \leftarrow(\mathrm{PC})+2+r e l ?(\mathrm{C})=1$ | - | - | - | - | - | - | REL | 25 | rr | 3 |
| BEQ rel | Branch if Equal | $\mathrm{PC} \leftarrow(\mathrm{PC})+2+r e l ?(\mathrm{Z})=1$ | - | - | - | - | - | - | REL | 27 | rr | 3 |
| BGE opr | Branch if Greater Than or Equal To (Signed Operands) | $\mathrm{PC} \leftarrow(\mathrm{PC})+2+r e l ?(\mathrm{~N} \oplus \mathrm{~V})=0$ | - | - | - | - | - | - | REL | 90 | rr | 3 |

Table 5. Instruction Set Summary (Sheet 2 of 7)

| Source Form | Operation | Description | $\begin{aligned} & \text { Effect } \\ & \text { on CCR } \end{aligned}$ |  |  |  |  |  |  | 잉OO | 응끙응 | ¢ |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  |  | V | H | 1 | N | Z | C |  |  |  |  |
| BGT opr | Branch if Greater Than (Signed Operands) | $\mathrm{PC} \leftarrow(\mathrm{PC})+2+r e l ?(\mathrm{Z}) \mid(\mathrm{N} \oplus \mathrm{V})=0$ | - | - | - | - | - | - | REL | 92 | rr | 3 |
| BHCC rel | Branch if Half Carry Bit Clear | $\mathrm{PC} \leftarrow(\mathrm{PC})+2+r e l ?(\mathrm{H})=0$ | - | - | - | - | - | - | REL | 28 | rr | 3 |
| BHCS rel | Branch if Half Carry Bit Set | $\mathrm{PC} \leftarrow(\mathrm{PC})+2+r e l ?(H)=1$ | - | - | - | - | - | - | REL | 29 | rr | 3 |
| BHI rel | Branch if Higher | $\mathrm{PC} \leftarrow(\mathrm{PC})+2+r e l ?(\mathrm{C}) \mid(\mathrm{Z})=0$ | - | - | - | - | - | - | REL | 22 | rr | 3 |
| BHS rel | Branch if Higher or Same (Same as BCC) | $\mathrm{PC} \leftarrow(\mathrm{PC})+2+r e l ?(\mathrm{C})=0$ | - | - | - | - | - | - | REL | 24 | rr | 3 |
| BIH rel | Branch if $\overline{\mathrm{RQ}}$ Pin High | $\mathrm{PC} \leftarrow(\mathrm{PC})+2+r e l ? \overline{\mathrm{IRQ}}=1$ | - | - | - | - | - | - | REL | 2 F | rr | 3 |
| BIL rel | Branch if $\overline{\mathrm{RQ}}$ Pin Low | $\mathrm{PC} \leftarrow(\mathrm{PC})+2+r e l ? \overline{\mathrm{RQ}}=0$ | - | - | - | - | - | - | REL | 2 E | rr | 3 |
| BIT \#opr <br> BIT opr <br> BIT opr <br> BIT opr,X <br> BIT opr,X <br> BIT ,X <br> BIT opr,SP <br> BIT opr,SP | Bit Test | (A) \& (M) | 0 | - | - | $\hat{\imath}$ | $\hat{\imath}$ | - | IMM IMIR IXT IX2 IX1 IX SP1 SP2 | A5 B5 C5 D5 E5 F5 9EE5 9ED5 | ii dd hh II ee ff ff ff ff ff | 2 <br> 2 <br> 3 <br> 4 <br> 4 <br> 3 <br> 2 <br> 4 <br> 4 |
| BLE opr | Branch if Less Than or Equal To (Signed Operands) | $\mathrm{PC} \leftarrow(\mathrm{PC})+2+r e l ?(\mathrm{Z}) \mid(\mathrm{N} \oplus \mathrm{V})=1$ | - | - | - | - | - | - | REL | 93 | rr | 3 |
| BLO rel | Branch if Lower (Same as BCS) | $\mathrm{PC} \leftarrow(\mathrm{PC})+2+r e l ?(\mathrm{C})=1$ | - | - | - | - | - | - | REL | 25 | rr | 3 |
| BLS rel | Branch if Lower or Same | $\mathrm{PC} \leftarrow(\mathrm{PC})+2+r e l ?(\mathrm{C}) \mid(\mathrm{Z})=1$ | - | - | - | - | - | - | REL | 23 | rr | 3 |
| BLT opr | Branch if Less Than (Signed Operands) | $\mathrm{PC} \leftarrow(\mathrm{PC})+2+r e l ?(\mathrm{~N} \oplus \mathrm{~V})=1$ | - | - | - | - | - | - | REL | 91 | rr | 3 |
| BMC rel | Branch if Interrupt Mask Clear | $\mathrm{PC} \leftarrow(\mathrm{PC})+2+r e l ?(\mathrm{I})=0$ | - | - | - | - | - | - | REL | 2 C | rr | 3 |
| BMI rel | Branch if Minus | $\mathrm{PC} \leftarrow(\mathrm{PC})+2+r e l ?(\mathrm{~N})=1$ | - | - | - | - | - | - | REL | 2B | rr | 3 |
| BMS rel | Branch if Interrupt Mask Set | $\mathrm{PC} \leftarrow(\mathrm{PC})+2+r e l ?(\mathrm{I})=1$ | - | - | - | - | - | - | REL | 2D | rr | 3 |
| BNE rel | Branch if Not Equal | $\mathrm{PC} \leftarrow(\mathrm{PC})+2+r e l ?(\mathrm{Z})=0$ | - | - | - | - | - | - | REL | 26 | rr | 3 |
| BPL rel | Branch if Plus | $\mathrm{PC} \leftarrow(\mathrm{PC})+2+r e l ?(\mathrm{~N})=0$ | - | - | - | - | - | - | REL | 2A | rr | 3 |
| BRA rel | Branch Always | $\mathrm{PC} \leftarrow(\mathrm{PC})+2+r e l$ | - | - | - | - | - | - | REL | 20 | rr | 3 |
| BRCLR n,opr,rel | Branch if Bit $n$ in M Clear | $\mathrm{PC} \leftarrow(\mathrm{PC})+3+r e l ?(\mathrm{Mn})=0$ | - | - | - | - | - | 2 | DIR (b0) DIR (b1) DIR (b2) DIR (b3) DIR (b4) DIR (b5) DIR (b6) DIR (b7) | $\begin{aligned} & 01 \\ & 03 \\ & 05 \\ & 07 \\ & 09 \\ & 0 B \\ & 0 \mathrm{~B} \\ & 0 \mathrm{~F} \end{aligned}$ | dd rr dd rr dd rr dd rr dd rr dd $r r$ dd rr dd rr | 5 5 5 5 5 5 5 5 5 |
| BRN rel | Branch Never | $\mathrm{PC} \leftarrow(\mathrm{PC})+2$ | - | - | - | - | - | - | REL | 21 | rr | 3 |
| BRSET n,opr,rel | Branch if Bit $n$ in M Set | $\mathrm{PC} \leftarrow(\mathrm{PC})+3+r e l ?(\mathrm{Mn})=1$ | - | - |  | - | - | $\hat{}$ | DIR (b0) DIR (b1) DIR (b2) DIR (b3) DIR (b4) DIR (b) DIR (b6) DIR (b7) | 00 02 04 06 08 $0 A$ $0 C$ 0 E | dd rr dd rr dd rr dd $r$ r dd rr dd rr dd $r$ r dd rr | 1 <br> 5 <br> 5 <br> 5 <br> 5 <br> 5 <br> 5 <br> 5 <br> 5 |

Table 5. Instruction Set Summary (Sheet 3 of 7)

| Source Form | Operation | Description | $\begin{aligned} & \text { Effect } \\ & \text { on CCR } \end{aligned}$ |  |  |  |  |  |  | $\begin{aligned} & \text { O } \\ & \text { O} \\ & 0 \\ & 0 \\ & 0 \end{aligned}$ | $\begin{aligned} & \text { 증 } \\ & \frac{1 \pi}{0} \\ & \frac{0}{0} \end{aligned}$ | g <br> U <br> U |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  |  | V | H | 1 | N | Z | C |  |  |  |  |
| BSET n,opr | Set Bit $n$ in M | $\mathrm{Mn} \leftarrow 1$ |  | - | - | - | - |  |  | $\begin{aligned} & 10 \\ & 12 \\ & 14 \\ & 16 \\ & 18 \\ & 1 \mathrm{~A} \\ & 1 \mathrm{C} \\ & 1 \mathrm{E} \end{aligned}$ | dd <br> dd <br> dd <br> dd <br> dd <br> dd <br> dd <br> dd | 4 <br> 4 <br> 4 <br> 4 <br> 4 <br> 4 <br> 4 <br> 4 <br> 4 |
| BSR rel | Branch to Subroutine | $\begin{gathered} \text { PC } \leftarrow(\mathrm{PC})+2 ; \text { push }(\mathrm{PCL}) \\ \mathrm{SP} \leftarrow(\mathrm{SP})-1 ; \text { push }(\mathrm{PCH}) \\ \mathrm{SP} \leftarrow(\mathrm{SP})-1 \\ \mathrm{PC} \leftarrow(\mathrm{PC})+\text { rel } \end{gathered}$ | - | - | - | - | - | - | REL | AD | rr | 4 |
| CBEQ opr,rel CBEQA \#opr,rel CBEQX \#opr,rel CBEQ opr, $\mathrm{X}+$,rel CBEQ X+,rel CBEQ opr,SP,rel | Compare and Branch if Equal | $\begin{aligned} & \mathrm{PC} \leftarrow(\mathrm{PC})+3+\mathrm{rel} ?(\mathrm{~A})-(\mathrm{M})=\$ 00 \\ & \mathrm{PC} \leftarrow(\mathrm{PC})+3+\mathrm{rel} ?(\mathrm{~A})-(\mathrm{M})=\$ 00 \\ & \mathrm{PC} \leftarrow(\mathrm{PC})+3+\mathrm{rel} ?(\mathrm{X})-(\mathrm{M})=\$ 00 \\ & \mathrm{PC} \leftarrow(\mathrm{PC})+3+\mathrm{rel} ?(\mathrm{~A})-(\mathrm{M})=\$ 00 \\ & \mathrm{PC} \leftarrow(\mathrm{PC})+2+\mathrm{rel} ?(\mathrm{~A})-(\mathrm{M})=\$ 00 \\ & \mathrm{PC} \leftarrow(\mathrm{PC})+4+\mathrm{rel} ?(\mathrm{~A})-(\mathrm{M})=\$ 00 \end{aligned}$ | - |  | - | - | - |  | DIR <br> IMM <br> IMM <br> IX1+ <br> IX+ <br> SP1 | $\begin{gathered} \hline 31 \\ 41 \\ 51 \\ 61 \\ 71 \\ 9 E 61 \end{gathered}$ | $\begin{aligned} & \text { dd rr } \\ & \text { ii rr } \\ & \text { ii r } \\ & \text { if } r \\ & \text { ffr } \\ & \text { rr } \\ & \mathrm{ff} \mathrm{rr} \end{aligned}$ | 5 <br> 4 <br> 4 <br> 5 <br> 4 <br> 6 |
| CLC | Clear Carry Bit | $C \leftarrow 0$ | - | - | - | - | - | 0 | INH | 98 |  | 1 |
| CLI | Clear Interrupt Mask | $1 \leftarrow 0$ | - | - | 0 | - | - | - | INH | 9A |  | 2 |
| CLR opr CLRA CLRX CLRH CLR opr, X CLR , X CLR opr,SP | Clear | $\begin{aligned} & M \leftarrow \$ 00 \\ & A \leftarrow \$ 00 \\ & X \leftarrow \$ 00 \\ & M \leftarrow \$ 00 \\ & M \leftarrow \$ 00 \\ & M \leftarrow \$ 00 \\ & M \leftarrow \$ 00 \end{aligned}$ | 0 | - | - | 0 | 1 | - | $\begin{array}{\|l} \hline \text { DIR } \\ \text { INH } \\ \text { INH } \\ \text { INH } \\ \text { IX1 } \\ \text { IX } \\ \text { SP1 } \end{array}$ | 3 F 4 F 5 F 8 C 6 F 7 F 9 E 6 F | dd <br> ff <br> ff | 3 <br> 1 <br> 1 <br> 1 <br> 3 <br> 2 <br> 4 |
| CMP \#opr CMP opr CMP opr CMP opr,X CMP opr, X CMP , X CMP opr,SP CMP opr,SP | Compare A with M | (A) - (M) | $\hat{\imath}$ | - | - | $\hat{\imath}$ | $\hat{\imath}$ | $\hat{\downarrow}$ | IMM <br> DIR <br> EXT <br> IX2 <br> IX1 <br> IX <br> SP1 <br> SP2 | A1 B1 C1 D1 E1 F1 9EE1 9ED1 | ii dd hh II eeff ff ff ee ff | 2 <br> 3 <br> 4 <br> 4 <br> 3 <br> 2 <br> 4 <br> 5 |
| COM opr COMA COMX COM opr,X COM , X COM opr,SP | Complement (One's Complement) | $\begin{aligned} & M \leftarrow(\bar{M})=\$ F F-(M) \\ & A \leftarrow(\bar{A})=\$ F F-(M) \\ & X \leftarrow(X)=\$ F F-(M) \\ & M \leftarrow(M)=\$ F F-(M) \\ & M \leftarrow(M)=\$ F F-(M) \\ & M \leftarrow(M)=\$ F F-(M) \end{aligned}$ | 0 | - | - | $\hat{\imath}$ | $\hat{\imath}$ | 1 | $\begin{array}{\|l} \hline \text { DIR } \\ \text { INH } \\ \text { INH } \\ \text { IX1 } \\ \text { IX } \\ \text { SP1 } \end{array}$ | $\begin{gathered} \hline 33 \\ 43 \\ 53 \\ 63 \\ 73 \\ 9 \mathrm{E} 63 \end{gathered}$ | dd <br> ff <br> ff | 4 <br> 1 <br> 1 <br> 4 <br> 3 <br> 5 |
| CPHX \#opr CPHX opr | Compare H: X with M | $(H: X)-(M: M+1)$ | $\hat{\imath}$ | - | - | $\hat{\imath}$ | $\hat{\imath}$ | $\hat{\imath}$ | $\left\lvert\, \begin{aligned} & \mathrm{IMM} \\ & \mathrm{DIR} \end{aligned}\right.$ | $\begin{aligned} & 65 \\ & 75 \end{aligned}$ | $\left\lvert\, \begin{aligned} & \mathrm{iii} i+1 \\ & \mathrm{dd} \end{aligned}\right.$ | 3 <br> 4 |
| CPX \#opr CPX opr CPX opr CPX, X CPX opr,X CPX opr, X CPX opr,SP CPX opr,SP | Compare X with M | (X) - (M) | $\hat{\imath}$ | - | - | $\hat{\imath}$ | $\hat{\imath}$ | $\downarrow$ | $\begin{array}{\|l} \hline \text { IMM } \\ \text { DIR } \\ \text { EXXT } \\ \text { IX2 } \\ \text { IX1 } \\ \text { IX } \\ \text { SP1 } \\ \text { SP2 } \end{array}$ | A3 B3 C3 D3 E3 F3 9EE3 9ED3 |  | 2 2 3 4 4 3 2 4 5 |
| DAA | Decimal Adjust A | $(\mathrm{A})_{10}$ | U | - | - | $\hat{\imath}$ | $\hat{\imath}$ | ฟ | INH | 72 |  | 2 |

Table 5. Instruction Set Summary (Sheet 4 of 7)

| Source Form | Operation | Description | Effect on CCR |  |  |  |  |  |  | $\begin{aligned} & 0 \\ & 00 \\ & 0 \\ & 0 \\ & 0 \\ & 0 \end{aligned}$ | $\begin{aligned} & \text { 은 } \\ & \text { 등 } \\ & \text { 응 } \end{aligned}$ | g <br> $\vdots$ <br> d |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  |  | V | H | 1 | N | Z | C |  |  |  |  |
| DBNZ opr,rel <br> DBNZA rel <br> DBNZX rel <br> DBNZ opr,X,rel <br> DBNZ X,rel <br> DBNZ opr,SP,rel | Decrement and Branch if Not Zero | $\begin{gathered} \mathrm{A} \leftarrow(\mathrm{~A})-1 \text { or } \mathrm{M} \leftarrow(\mathrm{M})-1 \text { or } \mathrm{X} \leftarrow(\mathrm{X})-1 \\ \mathrm{PC} \leftarrow(\mathrm{PC})+3+\text { rel } ?(\text { result }) \neq 0 \\ \mathrm{PC} \leftarrow(\mathrm{PC})+2+\text { rel ? (result) } \neq 0 \\ \mathrm{PC} \leftarrow(\mathrm{PC})+2+\text { rel ? (result) } \neq 0 \\ \mathrm{PC} \leftarrow(\mathrm{PC})+3+\text { rel ? (result) } \neq 0 \\ \mathrm{PC} \leftarrow(\mathrm{PC})+2+r e l \text { ? (result) } \neq 0 \\ \mathrm{PC} \leftarrow(\mathrm{PC})+4+\text { rel } ?(\text { result }) \neq 0 \end{gathered}$ | - | - | - | - | - | - | $\begin{aligned} & \text { DIR } \\ & \text { INH } \\ & \text { INH } \\ & \text { IX1 } \\ & \text { IX } \\ & \text { SP1 } \end{aligned}$ | $\begin{array}{\|c\|} \hline 3 B \\ 4 B \\ 5 B \\ 6 B \\ 7 B \\ 9 E 6 B \end{array}$ | dd rr <br> rr <br> rr <br> ff rr <br> rr <br> ff rr | 5 3 3 5 4 6 |
| DEC opr <br> DECA <br> DECX <br> DEC opr, X <br> DEC ,X <br> DEC opr,SP | Decrement | $\begin{aligned} & M \leftarrow(M)-1 \\ & A \leftarrow(A)-1 \\ & X \leftarrow(X)-1 \\ & M \leftarrow(M)-1 \\ & M \leftarrow(M)-1 \\ & M \leftarrow(M)-1 \end{aligned}$ | $\imath$ | - | - | $\hat{\imath}$ | $\hat{\imath}$ | - | DIR <br> INH <br> INH <br> IX1 <br> IX <br> SP1 | $\begin{array}{\|c\|} \hline 3 A \\ 4 A \\ 5 A \\ 6 A \\ 7 A \\ 9 E 6 A \end{array}$ | dd <br> ff <br> ff | 4 1 1 4 3 5 |
| DIV | Divide | $\begin{gathered} \mathrm{A} \leftarrow(\mathrm{H}: \mathrm{A}) /(\mathrm{X}) \\ \mathrm{H} \leftarrow \text { Remainder } \end{gathered}$ | - | - | - | - | $\hat{\imath}$ | $\hat{\imath}$ | INH | 52 |  | 7 |
| EOR \#opr EOR opr EOR opr EOR opr,X EOR opr, X EOR ,X EOR opr,SP EOR opr,SP | Exclusive OR M with A | $A \leftarrow(A \oplus M)$ | 0 | - | - | $\hat{\imath}$ | $\imath$ | - | IMM <br> DIR <br> EXT <br> IX2 <br> IX1 <br> IX <br> SP1 <br> SP2 | $\begin{gathered} \text { A8 } \\ \text { B8 } \\ \text { C8 } \\ \text { D8 } \\ \text { E8 } \\ \text { F8 } \\ \text { 9EE8 } \\ \text { 9ED8 } \end{gathered}$ | ii <br> dd <br> hh II <br> ee ff <br> ff <br> ff ee ff | 2 3 4 4 3 2 4 5 |
| INC opr <br> INCA <br> INCX <br> INC opr,X <br> INC ,X <br> INC opr,SP | Increment | $\begin{aligned} & M \leftarrow(M)+1 \\ & A \leftarrow(A)+1 \\ & X \leftarrow(X)+1 \\ & M \leftarrow(M)+1 \\ & M \leftarrow(M)+1 \\ & M \leftarrow(M)+1 \end{aligned}$ | $\imath$ | - | - | $\hat{\imath}$ | $\hat{\imath}$ | - | DIR <br> INH <br> INH <br> IX1 <br> IX <br> SP1 | $\begin{array}{\|c\|} \hline 3 \mathrm{C} \\ 4 \mathrm{C} \\ 5 \mathrm{C} \\ 6 \mathrm{C} \\ 7 \mathrm{C} \\ 9 \mathrm{E} 6 \mathrm{C} \end{array}$ | dd <br> ff <br> ff | 4 1 1 4 3 5 |
| JMP opr JMP opr JMP opr, X JMP opr,X JMP , X | Jump | $\mathrm{PC} \leftarrow$ Jump Address | - | - | - | - | - | - | $\begin{array}{\|l\|l} \hline \text { DIR } \\ \text { EXXT } \\ \text { IX2 } \\ \text { IX1 } \\ \text { IX } \end{array}$ | $\begin{aligned} & \mathrm{BC} \\ & \mathrm{CC} \\ & \mathrm{DC} \\ & \mathrm{EC} \\ & \mathrm{FC} \end{aligned}$ | dd <br> hh II ee ff ff | 2 3 4 3 2 |
| JSR opr JSR opr JSR opr,X JSR opr,X JSR , X | Jump to Subroutine | $\begin{aligned} & \mathrm{PC} \leftarrow(\mathrm{PC})+n(n=1,2, \text { or } 3) \\ & \mathrm{Push}(\mathrm{PCL}) ; \mathrm{SP} \leftarrow(\mathrm{SP})-1 \\ & \mathrm{Push}(\mathrm{PCH}) ; \mathrm{SP} \leftarrow(\mathrm{SP})-1 \\ & \mathrm{PC} \leftarrow \text { Unconditional Address } \end{aligned}$ | - | - | - | - | - | - | $\begin{aligned} & \text { DIR } \\ & \text { EXT } \\ & \text { IX2 } \\ & \text { IX1 } \\ & \text { IX } \end{aligned}$ | $\begin{aligned} & \text { BD } \\ & \text { CD } \\ & \text { DD } \\ & \text { ED } \\ & \text { FD } \end{aligned}$ | dd <br> hh II ee ff ff | 4 5 6 5 4 |
| LDA \#opr LDA opr LDA opr LDA opr, X LDA opr, X LDA , X <br> LDA opr,SP LDA opr,SP | Load A from M | $A \leftarrow(M)$ | 0 | - | - | $\hat{\imath}$ | $\hat{\imath}$ | - | IMM <br> DIR <br> EXT <br> IX2 <br> IX1 <br> IX <br> SP1 <br> SP2 | $\begin{array}{\|c} \text { A6 } \\ \text { B6 } \\ \text { C6 } \\ \text { D6 } \\ \text { E6 } \\ \text { F6 } \\ \text { 9EE6 } \\ \text { 9ED6 } \end{array}$ | ii <br> dd <br> hh II ee ff ff ff ee ff | 2 3 4 4 3 2 4 5 |
| LDHX \#opr LDHX opr | Load H:X from M | $H: X \leftarrow(M: M+1)$ | 0 | - | - | $\hat{\imath}$ | $\hat{\imath}$ | - | IMM DIR | $\begin{aligned} & 45 \\ & 55 \end{aligned}$ | $\begin{aligned} & \mathrm{ii} \text { jj } \\ & \text { dd } \end{aligned}$ | 3 4 |
| LDX \#opr <br> LDX opr <br> LDX opr <br> LDX opr,X <br> LDX opr,X <br> LDX ,X <br> LDX opr,SP <br> LDX opr,SP | Load X from M | $\mathrm{X} \leftarrow(\mathrm{M})$ | 0 | - | - | $\hat{\imath}$ | $\hat{\imath}$ | - | IMM <br> DIR <br> EXT <br> IX2 <br> IX1 <br> IX <br> SP1 <br> SP2 | AE BE CE DE EE 9EEE 9EDE | ii <br> dd <br> hh II ee ff ff <br> ff <br> ee ff | 2 3 4 4 3 2 4 5 |

Table 5. Instruction Set Summary (Sheet 5 of 7)

| Source Form | Operation | Description | Effect on CCR |  |  |  |  |  |  | $\begin{aligned} & 0 \\ & 0 \\ & 0 \\ & 0 \\ & 0 \\ & 0 \\ & 0 \end{aligned}$ | $\begin{aligned} & \text { 응 } \\ & \text { त्ত } \\ & \frac{1}{0} \\ & \mathbf{O} \end{aligned}$ | ¢ |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  |  | V | H | I | $\mathbf{N}$ | Z | C |  |  |  |  |
| LSL opr <br> LSLA <br> LSLX <br> LSL opr,X <br> LSL , X <br> LSL opr,SP | Logical Shift Left (Same as ASL) |  | $\hat{\imath}$ | - | - | ท | $\hat{\imath}$ | $\imath$ | $\begin{aligned} & \text { DIR } \\ & \text { INH } \\ & \text { INH } \\ & \text { IX1 } \\ & \text { IX } \\ & \text { SP1 } \end{aligned}$ | $\begin{array}{\|c\|} \hline 38 \\ 48 \\ 58 \\ 68 \\ 78 \\ 9 E 68 \end{array}$ | $\begin{aligned} & \mathrm{dd} \\ & \mathrm{ff} \\ & \mathrm{ff} \end{aligned}$ | 4 1 1 4 3 5 |
| LSR opr LSRA LSRX LSR opr,X LSR , X LSR opr,SP | Logical Shift Right |  | $\hat{\imath}$ | - | - | 0 | $\imath$ | $\imath$ | $\begin{aligned} & \text { DIR } \\ & \text { INH } \\ & \text { INH } \\ & \text { IX1 } \\ & \text { IX } \\ & \text { SP1 } \end{aligned}$ | $\begin{gathered} 34 \\ 44 \\ 54 \\ 64 \\ 74 \\ 9 \mathrm{E} 64 \end{gathered}$ | $\begin{aligned} & \mathrm{dd} \\ & \mathrm{ff} \\ & \mathrm{ff} \end{aligned}$ | 4 1 1 4 3 5 |
| MOV opr,opr MOV opr, X + MOV \#opr,opr MOV X+,opr | Move | $\begin{gathered} (\mathrm{M})_{\text {Destination }} \leftarrow(\mathrm{M})_{\text {Source }} \\ \mathrm{H}: \mathrm{X} \leftarrow(\mathrm{H}: \mathrm{X})+1(\mathrm{IX}+\mathrm{D}, \text { DIX }+) \end{gathered}$ | 0 | - | - | へ | $\hat{\imath}$ | - | DD <br> DIX+ <br> IMD <br> IX+D | $\begin{aligned} & 4 \mathrm{E} \\ & 5 \mathrm{E} \\ & 6 \mathrm{E} \\ & 7 \mathrm{E} \end{aligned}$ | dd dd dd ii dd dd | 5 4 4 4 |
| MUL | Unsigned multiply | $X: A \leftarrow(X) \times(A)$ | - | 0 | - | - | - | 0 | INH | 42 |  | 5 |
| NEG opr <br> NEGA <br> NEGX <br> NEG opr,X <br> NEG ,X <br> NEG opr,SP | Negate (Two's Complement) | $\begin{aligned} & M \leftarrow-(M)=\$ 00-(M) \\ & A \leftarrow-(A)=\$ 00-(A) \\ & X \leftarrow-(X)=\$ 00-(X) \\ & M \leftarrow-(M)=\$ 00-(M) \\ & M \leftarrow-(M)=\$ 00-(M) \end{aligned}$ | $\hat{\imath}$ | - | - | $\hat{\imath}$ | $\hat{\imath}$ | $\hat{\imath}$ | $\begin{array}{\|l} \text { DIR } \\ \text { INH } \\ \text { INH } \\ \text { IX1 } \\ \text { IX } \\ \text { SP1 } \end{array}$ | $\begin{gathered} 30 \\ 40 \\ 50 \\ 60 \\ 70 \\ 9 E 60 \end{gathered}$ | $\begin{aligned} & \mathrm{dd} \\ & \mathrm{ff} \\ & \mathrm{ff} \end{aligned}$ | 4 1 1 4 3 5 |
| NOP | No Operation | None | - | - | - | - | - | - | INH | 9D |  | 1 |
| NSA | Nibble Swap A | $A \leftarrow(A[3: 0]: A[7: 4])$ | - | - | - | - | - | - | INH | 62 |  | 3 |
| ORA \#opr ORA opr ORA opr ORA opr,X ORA opr,X ORA ,X ORA opr,SP ORA opr,SP | Inclusive OR A and M | $\mathrm{A} \leftarrow(\mathrm{A}) \mid(\mathrm{M})$ | 0 | - | - | へ | $\hat{\imath}$ | - | $\begin{aligned} & \text { IMM } \\ & \text { DIR } \\ & \text { EXT } \\ & \text { IX2 } \\ & \text { IX1 } \\ & \text { IX } \\ & \text { SP1 } \\ & \text { SP2 } \end{aligned}$ | AA <br> BA <br> CA <br> DA <br> EA <br> FA 9EEA 9EDA | ii <br> dd <br> hh II <br> ee ff <br> ff <br> ff <br> ee ff | 2 3 4 4 3 2 4 5 |
| PSHA | Push A onto Stack | Push (A); SP $\leftarrow(\mathrm{SP})-1$ | - | - | - | - | - | - | INH | 87 |  | 2 |
| PSHH | Push H onto Stack | Push (H); SP $\leftarrow(\mathrm{SP})-1$ | - | - | - | - | - | - | INH | 8B |  | 2 |
| PSHX | Push X onto Stack | Push (X); SP $\leftarrow(S P)-1$ | - | - | - | - | - | - | INH | 89 |  | 2 |
| PULA | Pull A from Stack | SP $\leftarrow(\mathrm{SP}+1)$; Pull $(\mathrm{A})$ | - | - | - | - | - | - | INH | 86 |  | 2 |
| PULH | Pull H from Stack | SP $\leftarrow(\mathrm{SP}+1)$; Pull $(\mathrm{H})$ | - | - | - | - | - | - | INH | 8A |  | 2 |
| PULX | Pull X from Stack | SP $\leftarrow(\mathrm{SP}+1)$; Pull $(\mathrm{X})$ | - | - | - | - | - | - | INH | 88 |  | 2 |
| ROL opr ROLA ROLX ROL opr,X ROL , X ROL opr,SP | Rotate Left through Carry |  | $\hat{\imath}$ | - | - | $\downarrow$ | $\imath$ | $\imath$ | $\begin{aligned} & \text { DIR } \\ & \text { INH } \\ & \text { INH } \\ & \text { IX1 } \\ & \text { IX } \\ & \text { SP1 } \end{aligned}$ | $\begin{array}{\|c} 39 \\ 49 \\ 59 \\ 69 \\ 79 \\ 9 E 69 \end{array}$ | $\begin{aligned} & \mathrm{dd} \\ & \mathrm{ff} \\ & \mathrm{ff} \end{aligned}$ | 4 1 1 4 3 5 |
| ROR opr RORA RORX ROR opr,X ROR ,X ROR opr,SP | Rotate Right through Carry |  | $\imath$ | - | - | $\hat{\imath}$ | $\imath$ | $\hat{\imath}$ | $\begin{array}{\|l} \text { DIR } \\ \text { INH } \\ \text { INH } \\ \text { IX1 } \\ \text { IX } \\ \text { SP1 } \end{array}$ | $\begin{gathered} 36 \\ 46 \\ 56 \\ 66 \\ 76 \\ 9 E 66 \end{gathered}$ | $\begin{aligned} & \mathrm{dd} \\ & \mathrm{ff} \\ & \mathrm{ff} \end{aligned}$ | 4 1 1 4 3 5 |

Table 5. Instruction Set Summary (Sheet 6 of 7)

| Source Form | Operation | Description | $\begin{aligned} & \text { Effect } \\ & \text { on CCR } \end{aligned}$ |  |  |  |  |  |  | 000000 |  | \% |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  |  | V | H | I | N | Z | C |  |  |  |  |
| RSP | Reset Stack Pointer | $\mathrm{SP} \leftarrow$ \$FF | - | - | - | - | - | - | INH | 9 C |  | 1 |
| RTI | Return from Interrupt | $\begin{aligned} & \mathrm{SP} \leftarrow(\mathrm{SP})+1 ; \text { Pull (CCR) } \\ & \mathrm{SP} \leftarrow(\mathrm{SP})+1 ; \text { Pull (A) } \\ & \mathrm{SP} \leftarrow(\mathrm{SP})+1 ; \text { Pull (X) } \\ & \mathrm{SP} \leftarrow(\mathrm{SP})+1 ; \text { Pull (PCH) } \\ & \mathrm{SP} \leftarrow(\mathrm{SP})+1 ; \text { Pull (PCL) } \end{aligned}$ | $\hat{\imath}$ | $\hat{\imath}$ | $\hat{\imath}$ | $\hat{\imath}$ | $\hat{\imath}$ | $\hat{}$ | INH | 80 |  | 7 |
| RTS | Return from Subroutine | $\begin{aligned} & \mathrm{SP} \leftarrow \mathrm{SP}+1 ; \text { Pull (PCH) } \\ & \mathrm{SP} \leftarrow \mathrm{SP}+1 ; \mathrm{Pull}(\mathrm{PCL}) \end{aligned}$ | - | - | - |  | - | - | INH | 81 |  | 4 |
| SBC \#opr <br> SBC opr SBC opr SBC opr,X SBC opr,X SBC ,X SBC opr,SP SBC opr,SP | Subtract with Carry | $A \leftarrow(A)-(M)-(C)$ | $\hat{\imath}$ | - | - | $\hat{\imath}$ | $\hat{\imath}$ | $\hat{\imath}$ | $\begin{array}{\|l} \hline \text { IMM } \\ \text { DIR } \\ \text { EXXT } \\ \text { IX2 } \\ \text { IX1 } \\ \text { IX } \\ \text { SP1 } \\ \text { SP2 } \end{array}$ | $\begin{gathered} \hline \mathrm{A} 2 \\ \mathrm{~B} 2 \\ \mathrm{C} 2 \\ \mathrm{D} 2 \\ \mathrm{E} 2 \\ \mathrm{~F} 2 \\ 9 \mathrm{EE} 2 \\ \text { 9ED2 } \end{gathered}$ | ii <br> dd <br> hh II ee ff <br> ff <br> ff ee ff | 2 2 3 4 4 3 2 4 5 |
| SEC | Set Carry Bit | $C \leftarrow 1$ | - | - | - | - | - | 1 | INH | 99 |  | 1 |
| SEI | Set Interrupt Mask | $1 \leftarrow 1$ | - | - | 1 | - | - | - | INH | 9B |  | 2 |
| STA opr STA opr STA opr,X STA opr,X STA ,X STA opr,SP STA opr,SP | Store A in M | $\mathrm{M} \leftarrow(\mathrm{A})$ | 0 | - | - | $\hat{\imath}$ | $\hat{\imath}$ | - | $\begin{array}{\|l\|l} \text { DIR } \\ \text { EXXT } \\ \text { IX2 } \\ \text { IX1 } \\ \text { IX } \\ \text { SP1 } \\ \text { SP2 } \end{array}$ | $\begin{gathered} \hline \text { B7 } \\ \text { C7 } \\ \text { D7 } \\ \text { E7 } \\ \text { F7 } \\ \text { 9EE7 } \\ \text { 9ED7 } \end{gathered}$ | dd hh II ee ff ff ff ee ff | 3 4 4 3 2 4 5 |
| STHX opr | Store H: X in M | $(\mathrm{M}: \mathrm{M}+1) \leftarrow(\mathrm{H}: \mathrm{X})$ | 0 | - | - | $\hat{\imath}$ | $\hat{\imath}$ | - | DIR | 35 | dd | 4 |
| STOP | Enable $\overline{\mathrm{IRQ}}$ Pin; Stop Oscillator | $1 \leftarrow 0$; Stop Oscillator | - | - | 0 | - | - | - | INH | 8E |  | 1 |
| STX opr STX opr STX opr,X STX opr,X STX,X STX opr,SP STX opr,SP | Store X in M | $\mathrm{M} \leftarrow(\mathrm{X})$ | 0 | - | - | $\hat{\imath}$ | $\hat{\imath}$ | - | $\begin{array}{\|l\|} \hline \text { DIR } \\ \text { EXT } \\ \text { IX2 } \\ \text { IX1 } \\ \text { IX } \\ \text { SP1 } \\ \text { SP2 } \end{array}$ | BF CF DF EF FF 9EEF 9 EDF | dd <br> hh II <br> ee ff <br> ff <br> ff <br> ee ff | 3 4 4 3 2 4 5 |
| SUB \#opr SUB opr SUB opr SUB opr,X SUB opr,X SUB ,X SUB opr,SP SUB opr,SP | Subtract | $A \leftarrow(A)-(M)$ | $\hat{\imath}$ | - | - | $\hat{\imath}$ | $\hat{\imath}$ | $\hat{\imath}$ | $\begin{array}{\|l} \hline \text { IMM } \\ \text { DIR } \\ \text { EXT } \\ \text { IX2 } \\ \text { IX1 } \\ \text { IX } \\ \text { SP1 } \\ \text { SP2 } \end{array}$ | $\begin{array}{\|c\|} \hline \text { A0 } \\ \text { B0 } \\ \text { C0 } \\ \text { D0 } \\ \text { E0 } \\ \text { FO } \\ \text { 9EEO } \\ \text { 9EDO } \end{array}$ | ii dd hh II ee ff ff ff ee ff | 2 3 3 4 4 3 2 4 5 |
| SWI | Software Interrupt | $\begin{aligned} & \hline \mathrm{PC} \leftarrow(\mathrm{PC})+1 ; \text { Push (PCL) } \\ & \mathrm{SP} \leftarrow(\mathrm{SP})-1 ; \text { Push (PCH) } \\ & \mathrm{SP} \leftarrow(\mathrm{SP})-1 ; \text { Push }(\mathrm{X}) \\ & \mathrm{SP} \leftarrow(\mathrm{SP})-1 \text {; Push }(\mathrm{A}) \\ & \mathrm{SP} \leftarrow(\mathrm{SP})-1 ; \text { Push (CCR) } \\ & \mathrm{SP} \leftarrow(\mathrm{SP})-1 ; 1 \leftarrow 1 \end{aligned}$ <br> PCH $\leftarrow$ Interrupt Vector High Byte PCL $\leftarrow$ Interrupt Vector Low Byte | - | - | 1 |  | - | - | INH | 83 |  | 9 |
| TAP | Transfer A to CCR | $\mathrm{CCR} \leftarrow(\mathrm{A})$ | $\hat{\imath}$ | $\hat{\imath}$ | $\hat{\imath}$ | $\hat{\imath}$ | ฟ | V | INH | 84 |  | 2 |
| TAX | Transfer A to X | $\mathrm{X} \leftarrow(\mathrm{A})$ | - | - | - | - | - | - | INH | 97 |  | 1 |

Table 5. Instruction Set Summary (Sheet 7 of 7)


## Freescale Semiconductor, Inc.

## Oscillator Module (OSC)

The oscillator type is determined by the MOR at \$FFD0, which is implemented as a byte within the FLASH memory, and therefore it is programmed using a FLASH memory byte-programming operation.


Figure 16 Mask Option Register (MOR)
OSCSEL — Oscillator Select Bit
1 = Crystal oscillator (see Figure 17)
$0=R C$ oscillator (see Figure 18)


Figure 17. XTAL Oscillator External Connections

## Freescale Semiconductor, Inc.

## MC68HC908JL8SM/D



Figure 18. RC Oscillator External Connections

## Timer Interface Modules (TIM1 and TIM2)

Features of each TIM include the following:

- Two input capture/output compare channels
- Rising-edge, falling-edge, or any-edge input capture trigger
- Set, clear, or toggle output compare action
- Buffered and unbuffered pulse width modulation (PWM) signal generation
- Programmable TIM clock input with 7-frequency internal bus clock prescaler selection (external clock input option on TIM2)
- Free-running or modulo up-count operation
- Optional toggle of any channel pin on overflow
- TIM counter stop and reset bits


Figure 19. TIM Block Diagram

## Control Register

TIM Status and

Recommended initialization procedure for unbuffered or buffered PWM signals.

1. In TSC:
a. Stop the TIM counter by setting TSTOP.
b. Reset the TIM counter and prescaler by setting TRST.
2. Write TMODH:TMODL to set the required PWM period.
3. Write TCHxH:TCHxL to set the required pulse width.
4. Write TIM channel $x$ status and control register (TSCx) to select the desired function:
a. Write 0:1 (for unbuffered output compare or PWM signals) or 1:0 (for buffered output compare or PWM signals) to the mode select bits, MSxB:MSxA. See Table 7.
b. Write 1 to the toggle-on-overflow bit, TOVx.
c. Write 1:0 (to clear output on compare) or 1:1 (to set output on compare) to the edge/level select bits, ELSxB:ELSxA. The output action on compare must force the output to the complement of the pulse width level. See Table 7.
5. Clear TSTOP in the TIM status control register (TSC).

T1SC: \$0020; T2SC: \$0030


Figure 20. TIM Status and Control Register (TSC)
TOF - TIM Overflow Flag Bit
TOF is set when the TIM counter reaches the modulo value programmed in the TIM counter modulo registers. Clear TOF by reading the TIM status and control register when TOF is set and then writing a logic 0 to TOF.

1 = TIM counter has reached modulo value
TOIE - TIM Overflow Interrupt Enable Bit
1 = TIM overflow interrupts enabled
TSTOP - TIM Stop Bit
1 = TIM counter stopped
TRST - TIM Reset Bit
Setting this write-only bit resets the TIM counter and the TIM prescaler. TRST is cleared automatically after the TIM counter is reset and always reads as logic 0 .

1 = Prescaler and TIM counter cleared

NOTE: $\quad$ Setting the TSTOP and TRST bits simultaneously stops the TIM counter at a value of $\$ 0000$.

PS[2:0] — Prescaler Select Bits
Table 6. Prescaler Selection

| PS2 | PS1 | PS0 | TIM Clock Source |
| :---: | :---: | :---: | :---: |
| 0 | 0 | 0 | Internal bus clock $\div 1$ |
| 0 | 0 | 1 | Internal bus clock $\div 2$ |
| 0 | 1 | 0 | Internal bus clock $\div 4$ |
| 0 | 1 | 1 | Internal bus clock $\div 8$ |
| 1 | 0 | 0 | Internal bus clock $\div 16$ |
| 1 | 0 | 1 | Internal bus clock $\div 32$ |
| 1 | 1 | 0 | Internal bus clock $\div 64$ |
| 1 | 1 | 1 | T2CLK (for TIM2 only) |

TIM Counter Registers

The two read-only TIM counter registers contain the high and low bytes of the value in the TIM counter. Reading the high byte (TCNTH) latches the contents of the low byte (TCNTL) into a buffer. Subsequent reads of TCNTH do not affect the latched TCNTL value until TCNTL is read.

T1CNTH: \$0021; T2CNTH: \$0031


T1CNTL: \$0022; T2CNTL: \$0032

|  | Bit 7 | 6 | 5 | 4 | 3 | 2 | 1 | Bit 0 |
| :--- | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| Bit 7 | Bit 6 | Bit 5 | Bit 4 | Bit 3 | Bit 2 | Bit 1 | Bit 0 |  |
| Reset: | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 |

Figure 21. TIM Counter Registers (TCNTH:TCNTL)

# Freescale Semiconductor, Inc. 

## TIM Counter Modulo Registers

When the TIM counter reaches the modulo value, the overflow flag (TOF) becomes set, and the TIM counter resumes counting from \$0000 at the next timer clock. Writing to the high byte (TMODH) inhibits the TOF bit and overflow interrupts until the low byte (TMODL) is written.

T1MODH: \$0023; T2MODH: \$0033

| Bit 7 |
| :---: |
|  |
| Bit15 |
| Reset: | |  | Bit14 | Bit13 | Bit12 | Bit11 | Bit10 | Bit9 |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| Bit8 |  |  |  |  |  |  |

T1MODL: \$0024; T2MODL: \$0034

| Bit 7 |
| :---: |
|  |
| Reset: |
| Bit7 |
| 1 |

Figure 22. TIM Counter Modulo Registers (TMODH:TMODL)

TIM Channel Status
and Control Registers

T1SCO: \$0025; T2SCO: \$0035

|  | Bit 7 | 6 | 5 | 4 | 3 | 2 | 1 | Bit 0 |
| :--- | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| CHOF | CHOIE | MSOB | MSOA | ELSOB | ELSOA | TOVO | CHOMAX |  |
| Reset: | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 |

T1SC1: \$0028; T2SC1: \$0038

|  | Bit 7 | 6 | 5 | 4 | 3 | 2 | 1 | Bit 0 |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  | CH1F | CH1IE | 0 | MS1A | ELS1B | ELS1A | TOV1 | CH1MAX |
| Reset: | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 |

Figure 23. TIM Channel Status and Control
Registers (TSC0, TSC1)
CHxF - Channel x Flag Bit
When channel $x$ is an input capture channel, CHxF is set when an active edge occurs on the channel $x$ pin. When channel $x$ is an output compare channel, CHxF is set when the value in the TIM counter registers matches the value in the TIM channel $x$ registers.
Clear CHxF by reading the TIM channel $x$ status and control register with CHxF set and then writing a logic 0 to CHxF .

1 = Input capture or output compare on channel $x$
CHxIE - Channel x Interrupt Enable Bit
$1=$ Channel x CPU interrupt requests enabled

MSxB, MSxA, ELSxB, and ELSxA
Table 7. Mode, Edge, and Level Selection

| MSxB | MSxA | ELSxB | ELSxA | Mode | Configuration |
| :---: | :---: | :---: | :---: | :---: | :---: |
| X | 0 | 0 | 0 | Output preset | Pin under port control; initial output level high |
| X | 1 | 0 | 0 |  | Pin under port control; initial output level low |
| 0 | 0 | 0 | 1 | Input capture | Capture on rising edge only |
| 0 | 0 | 1 | 0 |  | Capture on falling edge only |
| 0 | 0 | 1 | 1 |  | Capture on rising or falling edge |
| 0 | 1 | 0 | 1 | Output compare or PWM | Toggle output on compare |
| 0 | 1 | 1 | 0 |  | Clear output on compare |
| 0 | 1 | 1 | 1 |  | Set output on compare |
| 1 | X | 0 | 1 | Buffered output compare or buffered PWM | Toggle output on compare |
| 1 | X | 1 | 0 |  | Clear output on compare |
| 1 | X | 1 | 1 |  | Set output on compare |

TOVx - Toggle-On-Overflow Bit
1 = Channel x pin toggles on TIM counter overflow.
NOTE: When TOVx is set, a TIM counter overflow takes precedence over a channel $x$ output compare if both occur at the same time.
CHxMAX — Channel x Maximum Duty Cycle Bit
When the TOVx bit is at logic 1 , setting the CHxMAX bit forces the duty cycle of buffered and unbuffered PWM signals to $100 \%$. The CHxMAX bit takes effect in the cycle after it is set or cleared. The output stays at the $100 \%$ duty cycle level until the cycle after CHxMAX is cleared.


Figure 24. CHxMAX Latency

TIM Channel Registers

In input capture mode (MSxB:MSxA = 0:0), reading the high byte of the TIM channel $x$ registers (TCHxH) inhibits input captures until the low byte (TCHxL) is read.

In output compare mode ( $\mathrm{MSxB}: \mathrm{MSxA} \neq 0: 0$ ), writing to the high byte of the TIM channel $x$ registers ( TCHxH ) inhibits output compares until the low byte (TCHxL) is written.

T1CHOH: \$0026; T2CHOH: \$0036

|  | Bit 7 | 6 | 5 | 4 | 3 | 2 | 1 | Bit 0 |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  | Bit 15 | Bit 14 | Bit 13 | Bit 12 | Bit 11 | Bit 10 | Bit 9 | Bit 8 |
| Reset: | Indeterminate after reset |  |  |  |  |  |  |  |

T1CHOL: \$0027; T2CHOL: \$0037

| Bit 7 | 6 | 5 | 4 | 3 | 2 | 1 | Bit 0 |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| Bit 7 | Bit 6 | Bit 5 | Bit 4 | Bit 3 | Bit 2 | Bit 1 | Bit 0 |
| Indeterminate after reset |  |  |  |  |  |  |  |

T1CH1H: \$0029; T2CH1H: \$0039

| Bit 7 |  |  |  |  |  |  |  |  |  |  |  |  |  |  |
| :--- | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| 6 |  |  |  |  |  |  |  |  | 5 | 4 | 3 | 2 | 1 | Bit 0 |
| Bit 15 |  |  |  |  |  |  |  |  |  |  |  |  |  |  |
| Bit 14 |  |  |  |  |  |  |  |  |  |  |  |  |  |  |
| Beset: |  |  |  |  |  |  |  |  |  |  |  |  |  |  |

T1CH1L: \$002A; T2CH1L: \$003A

|  | Bit 7 | 6 | 5 | 4 | 3 | 2 | 1 |
| :--- | :---: | :---: | :---: | :---: | :---: | :---: | :---: | | Bit 7 | Bit 6 | Bit 5 | Bit 4 | Bit 3 |
| :---: | :---: | :---: | :---: | :---: |
| Reset: | Bit 2 | Bit 1 | Bit 0 |  |

Figure 25. TIM Channel Registers (TCHOH:L, TCH1H:L)

## Serial Communications Interface Module (SCI)

Features of the SCI module include the following:

- Full-duplex operation
- Standard mark/space non-return-to-zero (NRZ) format
- 32 programmable baud rates
- Programmable 8-bit or 9-bit character length
- Separately enabled transmitter and receiver
- Separate receiver and transmitter CPU interrupt requests
- Programmable transmitter output polarity
- Two receiver wakeup methods:
- Idle line wakeup
- Address mark wakeup
- Interrupt-driven operation with eight interrupt flags:
- Transmitter empty
- Transmission complete
- Receiver full
- Idle receiver input
- Receiver overrun
- Noise error
- Framing error
- Parity error
- Receiver framing error detection
- Hardware parity checking
- 1/16 bit-time noise detection
- OSCOUT as baud rate clock source


## MC68HC908JL8SM/D



Figure 26. SCI Block Diagram

## SCI Control

 Register 1\$0013
Bit 7

|  | 6 | 5 | 4 | 3 | 2 | 1 | Bit 0 |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| LOOPS | ENSCI | TXINV | M | WAKE | ILTY | PEN | PTY |
| Reset: | 0 | 0 | 0 | 0 | 0 | 0 | 0 |
| 0 |  |  |  |  |  |  |  |

Figure 27. SCI Control Register 1 (SCC1)
LOOPS — Loop Mode Select Bit
This read/write bit enables loop mode operation. In loop mode the RxD pin is disconnected from the SCI, and the transmitter output goes into the receiver input. Both the transmitter and the receiver must be enabled to use loop mode. Reset clears the LOOPS bit.

1 = Loop mode enabled
0 = Normal operation enabled
ENSCI — Enable SCI Bit
1 = SCI enabled
TXINV — Transmit Inversion Bit
1 = Transmitter output inverted
M — Mode (Character Length) Bit
$1=9$-bit SCI characters
$0=8$-bit SCl characters
WAKE - Wakeup Condition Bit
This read/write bit determines which condition wakes up the SCI: a logic 1 (address mark) in the most significant bit position of a received character or an idle condition on the RxD pin. Reset clears the WAKE bit.

1 = Address mark wakeup
$0=$ Idle line wakeup
ILTY — Idle Line Type Bit
This read/write bit determines when the SCI starts counting logic 1s as idle character bits. The counting begins either after the start bit or after the stop bit. If the count begins after the start bit, then a string of logic 1s preceding the stop bit may cause false recognition of an idle character. Beginning the count after the stop bit avoids false idle character recognition, but requires properly synchronized transmissions. Reset clears the ILTY bit.

1 = Idle character bit count begins after stop bit
$0=$ Idle character bit count begins after start bit
PEN - Parity Enable Bit
1 = Parity function enabled
PTY — Parity Bit
1 = Odd parity
0 = Even parity

Table 8. Character Format Selection

| Control Bits |  | Character Format |  |  |  |  |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| $\mathbf{M}$ | PEN and PTY | Start <br> Bits | Data <br> Bits | Parity | Stop <br> Bits | Character <br> Length |
| 0 | $0 X$ | 1 | 8 | None | 1 | 10 bits |
| 1 | $0 X$ | 1 | 9 | None | 1 | 11 bits |
| 0 | 10 | 1 | 7 | Even | 1 | 10 bits |
| 0 | 11 | 1 | 7 | Odd | 1 | 10 bits |
| 1 | 10 | 1 | 8 | Even | 1 | 11 bits |
| 1 | 11 | 1 | 8 | Odd | 1 | 11 bits |

SCI Control Register 2

| \$0014 | Bit 7 | 6 | 5 | 4 | 3 | 2 | 1 | Bit 0 |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  | SCTIE | TCIE | SCRIE | ILIE | TE | RE | RWU | SBK |
| Reset: | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 |

Figure 28. SCI Control Register 1 (SCC1)
SCTIE — SCI Transmit Interrupt Enable Bit
1 = SCTE enabled to generate CPU interrupt
TCIE - Transmission Complete Interrupt Enable Bit
$1=\mathrm{TC}$ bit enabled to generate CPU interrupt requests
SCRIE — SCI Receive Interrupt Enable Bit
1 = SCRF bit enabled to generate CPU interrupt
ILIE — Idle Line Interrupt Enable Bit
$1=$ IDLE bit enabled to generate CPU interrupt requests
TE — Transmitter Enable Bit
1 = Transmitter enabled
RE — Receiver Enable Bit
1 = Receiver enabled
RWU — Receiver Wakeup Bit
1 = Standby state
$0=$ Normal operation
SBK - Send Break Bit
1 = Transmit break characters
$0=$ No break characters being transmitted

## SCI Control

 Register 3| $\$ 0015$ | Bit 7 | 6 | 5 | 4 | 3 | 2 | 1 | Bit 0 |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  | R8 | T8 | DMARE | DMATE | ORIE | NEIE | FEIE | PEIE |
| Reset: | U | U | 0 | 0 | 0 | 0 | 0 | 0 |

Figure 29. SCI Control Register 3 (SCC3)

## R8 — Received Bit 8

When the SCI is receiving 9-bit characters, R8 is the read-only ninth bit (bit 8) of the received character. R8 is received at the same time that the SCDR receives the other 8 bits.
When the SCl is receiving 8 -bit characters, R 8 is a copy of the eighth bit (bit 7).
T8 — Transmitted Bit 8
When the SCl is transmitting 9-bit characters, T8 is the read/write ninth bit (bit 8) of the transmitted character. T8 is loaded into the transmit shift register at the same time that the SCDR is loaded into the transmit shift register. Reset has no effect on the T8 bit.
DMARE - DMA Receive Enable Bit
This bit should always remain as logic 0 .
DMATE - DMA Transfer Enable Bit
This bit should always remain as logic 0 .
ORIE — Receiver Overrun Interrupt Enable Bit
$1=\mathrm{SCl}$ error CPU interrupt requests from OR bit enabled
NEIE — Receiver Noise Error Interrupt Enable Bit
1 = SCI error CPU interrupt requests from NE bit enabled
FEIE - Receiver Framing Error Interrupt Enable Bit
1 = SCI error CPU interrupt requests from FE bit enabled
PEIE — Receiver Parity Error Interrupt Enable Bit
$1=$ SCI error CPU interrupt requests from PE bit enabled

## SCI Status

Register 1

| $\$ 0016$ | Bit 7 | 6 | 5 | 4 | 3 | 2 | 1 | Bit 0 |
| :--- | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  | SCTE | TC | SCRF | IDLE | OR | NF | FE | PE |
|  | 1 | 1 | 0 | 0 | 0 | 0 | 0 | 0 |

Figure 30. SCI Status Register 1 (SCS1)
SCTE — SCI Transmitter Empty Bit
This clearable, read-only bit is set when the SCDR transfers a character to the transmit shift register. SCTE can generate an SCI transmitter CPU interrupt request. When the SCTIE bit in SCC2 is set, SCTE generates an

SCI transmitter CPU interrupt request. In normal operation, clear the SCTE bit by reading SCS1 with SCTE set and then writing to SCDR. Reset sets the SCTE bit.

1 = SCDR data transferred to transmit shift register
$0=$ SCDR data not transferred to transmit shift register
TC — Transmission Complete Bit
This read-only bit is set when the SCTE bit is set, and no data, preamble, or break character is being transmitted. TC generates an SCI transmitter CPU interrupt request if the TCIE bit in SCC2 is also set. TC is automatically cleared when data, preamble or break is queued and ready to be sent. There may be up to 1.5 transmitter clocks of latency between queueing data, preamble, and break and the transmission actually starting. Reset sets the TC bit.

1 = No transmission in progress
0 = Transmission in progress
SCRF - SCI Receiver Full Bit
This clearable, read-only bit is set when the data in the receive shift register transfers to the SCI data register. SCRF can generate an SCI receiver CPU interrupt request. When the SCRIE bit in SCC2 is set, SCRF generates a CPU interrupt request. In normal operation, clear the SCRF bit by reading SCS1 with SCRF set and then reading the SCDR. Reset clears SCRF.

1 = Received data available in SCDR
$0=$ Data not available in SCDR
IDLE - Receiver Idle Bit
This clearable, read-only bit is set when 10 or 11 consecutive logic 1s appear on the receiver input. IDLE generates an SCI receiver CPU interrupt request if the ILIE bit in SCC2 is also set. Clear the IDLE bit by reading SCS1 with IDLE set and then reading the SCDR. After the receiver is enabled, it must receive a valid character that sets the SCRF bit before an idle condition can set the IDLE bit. Also, after the IDLE bit has been cleared, a valid character must again set the SCRF bit before an idle condition can set the IDLE bit. Reset clears the IDLE bit.

1 = Receiver input idle
$0=$ Receiver input active (or idle since the IDLE bit was cleared)
OR — Receiver Overrun Bit
This clearable, read-only bit is set when software fails to read the SCDR before the receive shift register receives the next character. The OR bit generates an SCl error CPU interrupt request if the ORIE bit in SCC3 is also set. The data in the shift register is lost, but the data already in the SCDR is not affected. Clear the OR bit by reading SCS1 with OR set and then reading the SCDR. Reset clears the OR bit.
$1=$ Receive shift register full and $\operatorname{SCRF}=1$
$0=$ No receiver overrun

Software latency may allow an overrun to occur between reads of SCS1 and SCDR in the flag-clearing sequence. Figure 31 shows the normal flagclearing sequence and an example of an overrun caused by a delayed flagclearing sequence. The delayed read of SCDR does not clear the OR bit because OR was not set when SCS1 was read. Byte 2 caused the overrun and is lost. The next flag-clearing sequence reads byte 3 in the SCDR instead of byte 2.
In applications that are subject to software latency or in which it is important to know which byte is lost due to an overrun, the flag-clearing routine can check the OR bit in a second read of SCS1 after reading the data register.
NF — Receiver Noise Flag Bit
$1=$ Noise detected
FE — Receiver Framing Error Bit
1 = Framing error detected


Figure 31. Flag Clearing Sequence

PE — Receiver Parity Error Bit
1 = Parity error detected

## SCI Status

\$0017 | Bit 7 |
| :---: |
|  |
|  | |  | 6 | 5 | 4 | 3 | 2 | 1 | Bit 0 |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| Reset: | 0 | 0 |  |  |  |  | BKF |
| RPF |  |  |  |  |  |  |  |

Figure 32. SCI Status Register 2 (SCS2)

## BKF — Break Flag Bit

This clearable, read-only bit is set when the SCI detects a break character on the RxD pin. In SCS1, the FE and SCRF bits are also set. In 9-bit character transmissions, the R8 bit in SCC3 is cleared. BKF does not generate a CPU interrupt request. Clear BKF by reading SCS2 with BKF set and then reading the SCDR. Once cleared, BKF can become set again only after logic 1s again appear on the RxD pin followed by another break character. Reset clears the BKF bit.

1 = Break character detected
RPF - Reception in Progress Flag Bit
This read-only bit is set when the receiver detects a logic 0 during the RT1 time period of the start bit search. RPF does not generate an interrupt request. RPF is reset after the receiver detects false start bits (usually from noise or a baud rate mismatch) or when the receiver detects an idle character. Polling RPF before disabling the SCI module or entering stop mode can show whether a reception is in progress.

1 = Reception in progress

## SCI Data Register

| \$0018 | Bit 7 | 6 | 5 | 4 | 3 | 2 | 1 | Bit 0 |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  | R7/T7 | R6/T6 | R5/T5 | R4/T4 | R3/T3 | R2/T2 | R1/T1 | R0/T0 |
| Reset: | Unaffected by reset |  |  |  |  |  |  |  |

Figure 33. SCI Data Register (SCDR)
R7/T7-R0/T0 — Receive/Transmit Data Bits
Reading the SCDR accesses the read-only received data bits, R[7:0].
Writing to the SCDR writes the data to be transmitted, T[7:0]. Reset has no effect on the SCDR.

NOTE: Do not use read/modify/write instructions on the SCI data register.

## SCI Baud Rate

## Register



Figure 34. SCI Baud Rate Register (SCBR)

## Freescale Semiconductor, Inc.

SCP1 and SCP0 - SCI Baud Rate Prescaler Bits
These read/write bits select the baud rate prescaler divisor as shown in Table 9. Reset clears SCP1 and SCPO.

SCR2-SCR0 - SCI Baud Rate Select Bits
These read/write bits select the SCI baud rate divisor as shown in Table 9. Reset clears SCR2-SCR0.

Table 9. SCI Baud Rate Selection

| SCR2, SCR1, SCR0 | Baud Rate Divisor (BD) |
| :---: | :---: |
| 000 | 1 |
| 001 | 2 |
| 010 | 4 |
| 011 | 8 |
| 100 | 16 |
| 101 | 32 |
| 110 | 64 |
| 111 | 128 |

Use this formula to calculate the SCI baud rate:

$$
\text { baud rate }=\frac{\text { OSCOUT }}{64 \times \mathrm{PD} \times \mathrm{BD}}
$$

where: $\mathrm{PD}=$ prescaler divisor, $\mathrm{BD}=$ baud rate divisor
Table 10 shows the SCl baud rates that can be generated with a 4.9152 MHz OSCOUT clock.

Table 10. SCI Baud Rate Selection Examples

| SCP1 and SCP0 | Prescaler <br> Divisor (PD) | SCR2, SCR1, <br> and SCR0 | Baud Rate <br> Divisor (BD) | Baud Rate <br> (OSCOUT = 4.9152 MHz) |
| :---: | :---: | :---: | :---: | :---: |
| 00 | 1 | 011 | 8 | 9,600 |
| 00 | 1 | 100 | 16 | 4,800 |
| 00 | 1 | 101 | 32 | 2,400 |
| 00 | 1 | 110 | 64 | 1,200 |
| 10 | 4 | 001 | 2 | 9,600 |
| 10 | 4 | 010 | 4 | 4,800 |
| 10 | 4 | 011 | 8 | 2,400 |
| 10 | 4 | 100 | 16 | 1,200 |

# Freescale Semiconductor, Inc. 

## Analog-to-Digital Converter (ADC)

The ADC is an 8-bit, 13-channel analog-to-digital converter.
Features of the ADC module include:

- 13 channels with multiplexed input
- Linear successive approximation with monotonicity
- 8-bit resolution
- Single or continuous conversion
- Conversion complete flag or conversion complete interrupt
- Selectable ADC clock


Figure 35. ADC Block Diagram

Conversion Time

$$
\begin{aligned}
\text { Conversion Time } & =\frac{14 \text { ADC Clock Cycles }}{\text { ADC Clock Frequency }} \\
\text { Number of Bus Cycles } & =\text { Conversion Time } \times \text { Bus Frequency }
\end{aligned}
$$

ADC Status and Control Register

| \$003C | Bit 7 | 6 | 5 | 4 | 3 | 2 | 1 | Bit 0 |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  | COCO | AIEN | ADCO | ADCH4 | ADCH3 | ADCH2 | ADCH1 | ADCH0 |
| Reset: | 0 | 0 | 0 | 1 | 1 | 1 | 1 | 1 |

Figure 36. ADC Status and Control Register (ADSCR)
COCO - Conversions Complete Bit
When the AIEN bit is a logic 0 , the COCO is a read-only bit which is set each time a conversion is completed. This bit is cleared whenever ADSCR is written or whenever the ADR is read.
When the AIEN bit is a logic 1 (CPU interrupt enabled), COCO will always be logic 0 when read.

1 = Conversion completed (AIEN =0)
AIEN — ADC Interrupt Enable Bit
1 = ADC interrupt enabled
ADCO - ADC Continuous Conversion Bit
1 = Continuous ADC conversion
$0=$ Single ADC conversion
ADCH[4:0] — ADC Channel Select Bits
NOTE: Startup from the ADC power off state requires one conversion cycle to stabilize.
Table 11. MUX Channel Select

| ADCH4 | ADCH3 | ADCH2 | ADCH1 | ADCH0 | ADC Channel | Input Select |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| 0 | 0 | 0 | 0 | 0 | ADC0 | PTB0 |
| 0 | 0 | 0 | 0 | 1 | ADC1 | PTB1 |
| 0 | 0 | 0 | 1 | 0 | ADC2 | PTB2 |
| 0 | 0 | 0 | 1 | 1 | ADC3 | PTB3 |
| 0 | 0 | 1 | 0 | 0 | ADC4 | PTB4 |
| 0 | 0 | 1 | 0 | 1 | ADC5 | PTB5 |
| 0 | 0 | 1 | 1 | 0 | ADC6 | PTB6 |
| 0 | 0 | 1 | 1 | 1 | ADC7 | PTB7 |
| 0 | 1 | 0 | 0 | 0 | ADC8 | PTD3 |
| 0 | 1 | 0 | 0 | 1 | ADC9 | PTD2 |
| 0 | 1 | 0 | 1 | 0 | ADC10 | PTD1 |
| 0 | 1 | 0 | 1 | 1 | ADC11 | PTD0 |
| 0 | 1 | 1 | 0 | 0 | ADC12 | ADC12 |


| ADCH4 | ADCH3 | ADCH2 | ADCH1 | ADCH0 | ADC Channel | Input Select |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| 0 | 1 | 1 | 0 | 1 | - |  |
| $\downarrow$ | $\downarrow$ | $\downarrow$ | $\downarrow$ | $\downarrow$ | - | Unused $^{(1)}$ |
| 1 | 1 | 0 | 1 | 0 | - | Reserved |
| 1 | 1 | 0 | 1 | 1 | - | Reserved |
| 1 | 1 | 1 | 0 | 0 | - | $\mathrm{V}_{\text {DDA }}{ }^{(2)}$ |
| 1 | 1 | 1 | 0 | 1 | - | $\mathrm{V}_{\text {SSA }}{ }^{(2)}$ |
| 1 | 1 | 1 | 1 | 0 | - | ADC power off |
| 1 | 1 | 1 | 1 | 1 | - |  |

1. If any unused channels are selected, the resulting ADC conversion will be unknown.
2. The voltage levels supplied from internal reference nodes, as specified in the table, are used to verify the operation of the ADC converter both in production test and for user applications.

This register is updated each time an ADC conversion completes.

| \$003D | Bit 7 | 6 | 5 | 4 | 3 | 2 | 1 | Bit 0 |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  | AD7 | AD6 | AD5 | AD4 | AD3 | AD2 | AD1 | AD0 |
| Reset: |  |  |  | termi | after re |  |  |  |

Figure 37. ADC Data Register (ADR)
ADC Input Clock Register

| \$003E | Bit 7 | 6 | 5 | 4 | 3 | 2 | 1 | Bit 0 |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  | ADIV2 | ADIV1 | ADIVO | 0 | 0 | 0 | 0 | 0 |
| Reset: | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 |

Figure 38. ADC Input Clock Register (ADICLK)
ADIV2-ADIV0 - ADC Clock Prescaler Bits
Table 12. ADC Clock Divide Ratio

| ADIV2 ADIV1 ADIV0 ADC Clock Rate <br> 0 0 0 Bus clock $\div 1$ <br> 0 0 1 Bus clock $\div 2$ <br> 0 1 0 Bus clock $\div 4$ <br> 0 1 1 Bus clock $\div 8$ <br> 1 X X Bus clock $\div 16$ |
| :--- |
| = don't care |

## Input/Output (I/O) Ports

Port A Port A is an 8-bit special function port that shares all of its pins with the keyboard interrupt (KBI) module. Each port A pin also has a software configurable pullup device if the corresponding port pin is configured as a general-purpose input port pin. PTA0-PTA5 and PTA7 has direct LED drive capability.

NOTE: PTAO-PTA5 pins are available on 28-pin and 32-pin packages only. PTA7 pin is available on 32-pin packages only.

| Port A Data Register |  |  |  |  |  |  |  |  |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| \$0000 | Bit 7 | 6 | 5 | 4 | 3 | 2 | 1 | Bit 0 |
|  | PTA7 | PTA6 | PTA5 | PTA4 | PTA3 | PTA2 | PTA1 | PTA0 |
| Reset: | Unaffected by reset |  |  |  |  |  |  |  |
| Additional Function: | KBI6 | KBI6 | KB15 | KBI4 | KBI3 | KBI2 | KB11 | KBIO |

Figure 39. Port A Data Register (PTA)
PTA[7:0] — Port A Data Bits
These read/write bits are software programmable. Data direction of each port A pin is under the control of the corresponding bit in data direction register A. Reset has no effect on port A data.

## Data Direction

Register A

| \$0004 | Bit 7 | 6 | 5 | 4 | 3 | 2 | 1 | Bit 0 |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  | DDRA7 | DDRA6 | DDRA5 | DDRA4 | DDRA3 | DDRA2 | DDRA1 | DDRAO |
| Reset: | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 |

Figure 40. Data Direction Register A (DDRA)
DDRA[7:0] - Data Direction Register A Bits
1 = Corresponding port A pin configured as output
$0=$ Corresponding port A pin configured as input

Port A Input Pullup Enable Registers


Figure 41. Port A Input Pull-up Enable Register (PTAPUE)


Figure 42. PTA7 Input Pull-up Enable Register (PTA7PUE)
PTA6EN — Enable PTA6 on OSC2
This read/write bit configures the OSC2 pin function when RC oscillator option is selected. This bit has no effect for XTAL oscillator option.
$1=$ OSC2 pin configured for PTA6 I/O, and has all the interrupt and pullup functions
$0=$ OSC2 pin outputs the RC oscillator clock (RCCLK)
PTAPUE[7:0] — Port A Input Pull-up Enable Bits
These read/write bits are software programmable to enable pull-up devices on port A pins.

1 = Corresponding port A pin configured to have internal pull-up if its DDRA bit is set to 0

## Port B

Port $B$ is an 8-bit special function port that shares all of its port pins with the analog-to-digital converter (ADC) module.

## Port B Data Register

| $\$ 0001$ | Bit 7 | 6 | 5 | 4 | 3 | 2 | 1 | Bit 0 |
| ---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  | PTB7 | PTB6 | PTB5 | PTB4 | PTB3 | PTB2 | PTB1 | PTB0 |
| Reset: | Unaffected by reset |  |  |  |  |  |  |  |
| Additional Function: | ADC7 | ADC6 | ADC5 | ADC4 | ADC3 | ADC2 | ADC1 | ADC0 |

Figure 43. Port B Data Register (PTB)
PTB[7:0] — Port B Data Bits
These read/write bits are software programmable. Data direction of each port B pin is under the control of the corresponding bit in data direction register B. Reset has no effect on port B data.

## Data Direction

 Register B| \$0005 | Bit 7 | 6 | 5 | 4 | 3 | 2 | 1 | Bit 0 |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  | DDRB7 | DDRB6 | DDRB5 | DDRB4 | DDRB3 | DDRB2 | DDRB1 | DDRB0 |
| Reset: | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 |

Figure 44. Data Direction Register B (DDRB)
DDRB[7:0] — Data Direction Register B Bits
1 = Corresponding port B pin configured as output
$0=$ Corresponding port B pin configured as input

Port D is an 8-bit special function port that shares two of its pins with the serial communications interface module, two of its pins with the timer 1 interface module, and four of its pins with the analog-to-digital converter module. PTD6 and PTD7 each has high current sink ( 25 mA ) and programmable pull-up. PTD2, PTD3, PTD6 and PTD7 each has LED sink capability.

NOTE: PTD0-PTD1 are available on 28-pin and 32-pin packages only.

## Port D Data Register

| $\$ 0003$ | Bit 7 | 6 | 5 | 4 | 3 | 2 | 1 | Bit 0 |
| ---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  | PTD7 | PTD6 | PTD5 | PTD4 | PTD3 | PTD2 | PTD1 | PTD0 |
| Reset: | Unaffected by reset |  |  |  |  |  |  |  |
| Additional Function: | RxD | TxD | T1CH1 | T1CH0 | ADC8 | ADC7 | ADC6 | ADC5 |

Figure 45. Port D Data Register (PTD)
PTD[7:0] — Port D Data Bits
These read/write bits are software programmable. Data direction of each port D pin is under the control of the corresponding bit in data direction register $D$. Reset has no effect on port $D$ data.

## Data Direction

Register D

| \$0007 | Bit 7 | 6 | 5 | 4 | 3 | 2 | 1 | Bit 0 |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  | DDRD7 | DDRD6 | DDRD5 | DDRD4 | DDRD3 | DDRD2 | DDRD1 | DDRD0 |
| Reset: | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 |

Figure 46. Data Direction Register B (DDRB)
DDRD[7:0] — Data Direction Register D Bits
1 = Corresponding port B pin configured as output
$0=$ Corresponding port B pin configured as input
NOTE: For MC68HC908JK8 (devices packaged in a 20-pin package), PTD0-PTD1 and are not connected. DDRD0-DDRD1 should be set to a 1 to configure PTD0-PTD1 as outputs.

Port D
Control Register

| \$000A | Bit 7 | 6 | 5 | 4 | 3 | 2 | 1 | Bit 0 |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  |  |  |  | SLOWD7 | SLOWD6 | PTDPU7 | PTDPU6 |
| Reset: | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 |

Figure 47. Port D Control Register (PDCR)

## SLOWDx - Slow Edge Enable

The SLOWD6 and SLOWD7 bits enable the slow-edge, open-drain, high current output ( 25 mA sink) of port pins PTD6 and PTD7 respectively.
DDRDx bit is not affected by SLOWDx.
1 = Slow edge enabled; pin is open-drain output
PTDPUx - Pull-up Enable
The PTDPU6 and PTDPU7 bits enable the $5 \mathrm{k} \Omega$ pull-up on PTD6 and PTD7 respectively, regardless the status of DDRDx bit.

1 = Enable $5 \mathrm{k} \Omega$ pull-up

Port E Port D is a 2-bit special function port that shares its pins with the timer 2 interface module.

NOTE: PTE0-PTE1 are available on 32-pin packages only.

Port E Data Register


Additional Function:
T2CH1 T2CH0
Figure 48. Port E Data Register (PTE)
PTE[1:0] — Port E Data Bits
These read/write bits are software programmable. Data direction of each port $E$ pin is under the control of the corresponding bit in data direction register $E$. Reset has no effect on port $E$ data.

Data Direction
Register E


Figure 49. Data Direction Register B (DDRB)
DDRE[1:0] — Data Direction Register E Bits
1 = Corresponding port E pin configured as output
$0=$ Corresponding port E pin configured as input
NOTE: For those devices packaged in a 20-pin package and 28-pin package, PTE0-PTE1 are not connected. DDREO-DDRE1 should be set to a 1 to configure PTEO-PTE1 as outputs.

## IRQ Status and Control Register

| \$001D |
| :--- |
| Bit 7 | | 0 | 6 | 5 | 4 | 3 | 2 | 1 | Bit 0 |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| Reset: | 0 | 0 | 0 | 0 | IRQF | ACK | IMASK |
| MODE |  |  |  |  |  |  |  |

Figure 50. IRQ Status and Control Register (INTSCR)
IRQF — IRQ Flag
This read-only status bit is high when the IRQ interrupt is pending.
$1=\overline{\mathrm{RQ}}$ interrupt pending
ACK — IRQ Interrupt Request Acknowledge Bit
Writing a logic 1 to this write-only bit clears the IRQ latch. ACK always reads as logic 0.

IMASK — IRQ Interrupt Mask Bit
$1=I R Q$ interrupt requests disabled
MODE — IRQ Edge/Level Select Bit
This read/write bit controls the triggering sensitivity of the $\overline{\mathrm{RQ}}$ pin.
$1=\overline{\mathrm{IRQ}}$ interrupt requests on falling edges and low levels
$0=\overline{\mathrm{IRQ}}$ interrupt requests on falling edges only

## Keyboard Interrupt Module (KBI)

Features of the keyboard interrupt module include:

- Eight keyboard interrupt pins with pull-up devices
- Separate keyboard interrupt enable bits and one keyboard interrupt mask
- Programmable edge-only or edge- and level- interrupt sensitivity
- Exit from low-power modes


## Freescale Semiconductor, Inc.



Figure 51. Keyboard Interrupt Block Diagram

## Keyboard Status and Control Register

| \$001A | Bit 7 | 6 | 5 | 4 | 3 | 2 | 1 | Bit 0 |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  | 0 | 0 | 0 | 0 | KEYF | ACKK | IMASKK | MODEK |
| Reset: | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 |

Figure 52. Keyboard Status and Control Register (KBSCR)
KEYF — Keyboard Flag Bit
1 = Keyboard interrupt pending
ACKK — Keyboard Acknowledge Bit
Writing a logic 1 to this write-only bit clears the keyboard interrupt request on port A and auto wake-up logic. ACKK always reads as logic 0 .

IMASKK— Keyboard Interrupt Mask Bit
1 = Keyboard interrupt requests masked (disabled)
MODEK — Keyboard Triggering Sensitivity Bit
1 = Keyboard interrupt requests on falling edges and low levels
$0=$ Keyboard interrupt requests on falling edges only

## Keyboard Interrupt

 Enable Register| \$001B | Bit 7 | 6 | 5 | 4 | 3 | 2 | 1 | Bit 0 |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| Read: | KBIE7 | KBIE6 | KBIE5 | KBIE4 | KBIE3 | KBIE2 | KBIE1 | KBIE0 |
|  | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 |

Figure 53. Keyboard Interrupt Enable Register (KBIER)
KBIE7-KBIE0 - Port A Keyboard Interrupt Enable Bits
$1=$ KBIx pin enabled as keyboard interrupt pin

## Condensed Electrical Characteristics

For more detailed information refer to the MC68HC908JL8 Data Sheet (Motorola document order number MC68HC908JL8/D).

## 5-Volt DC Electrical Characteristics

| Characteristic ${ }^{(1)}$ | Symbol | Min | Typ ${ }^{(2)}$ | Max | Unit |
| :---: | :---: | :---: | :---: | :---: | :---: |
| $\mathrm{V}_{\mathrm{DD}}$ supply current <br> Run, $\mathrm{f}_{\mathrm{OP}}=8 \mathrm{MHz}^{(3)}$, XTAL option RC option <br> Wait, $\mathrm{f}_{\mathrm{OP}}=8 \mathrm{MHz}^{(4)}$, XTAL option RC option Stop ${ }^{(5)},-40^{\circ} \mathrm{C}$ to $125^{\circ} \mathrm{C}$, XTAL option RC option | $I_{\text {D }}$ | $\begin{aligned} & - \\ & - \\ & \hline \end{aligned}$ | $\begin{gathered} 7.5 \\ 11 \\ 3 \\ 3.5 \\ 1.5 \\ 0.5 \end{gathered}$ | $\begin{gathered} 10 \\ 13 \\ 5.5 \\ 6 \\ 3 \\ 3 \end{gathered}$ | mA <br> mA <br> mA <br> mA <br> $\mu \mathrm{A}$ <br> $\mu \mathrm{A}$ |
| POR rearm voltage ${ }^{(6)}$ | $\mathrm{V}_{\text {POR }}$ | 0 | - | 100 | mV |
| POR rise time ramp rate ${ }^{(7)}$ | $\mathrm{R}_{\mathrm{POR}}$ | 0.035 | - | - | V/ms |
| Monitor mode entry voltage | $\mathrm{V}_{\text {TST }}$ | $1.5 \times \mathrm{V}_{\mathrm{DD}}$ | - | 8.5 | V |
| $\begin{aligned} & \text { Pullup resistors }{ }^{(8)} \\ & \text { PTD6, PTD7 } \\ & \overline{\text { RST, }} \overline{\text { IRQ, PTA0-PTA7 }} \end{aligned}$ | $R_{\text {PU }}$ | $\begin{aligned} & 1.8 \\ & 16 \end{aligned}$ | $\begin{aligned} & 3.3 \\ & 26 \end{aligned}$ | $\begin{aligned} & 4.8 \\ & 36 \end{aligned}$ | $\begin{aligned} & \mathrm{k} \Omega \\ & \mathrm{k} \Omega \end{aligned}$ |
| Low-voltage inhibit reset, trip falling voltage | $\mathrm{V}_{\text {TRIPF }}$ | 3.60 | 4.25 | 4.48 | V |
| Low-voltage inhibit reset, trip rising voltage | $\mathrm{V}_{\text {TRIPR }}$ | 3.75 | 4.40 | 4.63 | V |

1. $\mathrm{V}_{\mathrm{DD}}=4.5$ to $5.5 \mathrm{Vdc}, \mathrm{V}_{\mathrm{SS}}=0 \mathrm{Vdc}, \mathrm{T}_{\mathrm{A}}=\mathrm{T}_{\mathrm{L}}$ to $\mathrm{T}_{\mathrm{H}}$, unless otherwise noted.
2. Typical values reflect average measurements at midpoint of voltage range, $25^{\circ} \mathrm{C}$ only.
3. Run (operating) $I_{D D}$ measured using external square wave clock source ( $f_{O P}=8 \mathrm{MHz}$ ). All inputs 0.2 V from rail. No dc loads. Less than 100 pF on all outputs. All ports configured as inputs. Measured with all modules enabled.
4. Wait $I_{D D}$ measured using external square wave clock source ( $f_{O P}=8 \mathrm{MHz}$ ). All inputs 0.2 V from rail. No dc loads. Less than 100 pF on all outputs. All ports configured as inputs.
5. Stop $I_{D D}$ measured with OSC1 grounded; no port pins sourcing current. LVI is disabled.
6. Maximum is highest voltage that POR is guaranteed.
7. If minimum $V_{D D}$ is not reached before the internal POR reset is released, $\overline{R S T}$ must be driven low externally until minimum $V_{D D}$ is reached.
8. $R_{P U 1}$ and $R_{P U 2}$ are measured at $V_{D D}=5.0 \mathrm{~V}$.

## 5-Volt Control Timing

| Characteristic $^{(1)}$ | Symbol | Min | Max | Unit |
| :--- | :---: | :---: | :---: | :---: |
| Internal operating frequency ${ }^{(2)}$ | $\mathrm{f}_{\mathrm{OP}}$ | - | 8 | MHz |
| $\overline{\text { RST input pulse width low }}{ }^{(3)}$ | $\mathrm{t}_{\mathrm{IRL}}$ | 750 | - | ns |

1. $\mathrm{V}_{\mathrm{DD}}=4.5$ to $5.5 \mathrm{Vdc}, \mathrm{V}_{\mathrm{SS}}=0 \mathrm{Vdc}, \mathrm{T}_{\mathrm{A}}=\mathrm{T}_{\mathrm{L}}$ to $\mathrm{T}_{\mathrm{H}}$; timing shown with respect to $20 \% \mathrm{~V}_{\mathrm{DD}}$ and $70 \% \mathrm{~V}_{\mathrm{SS}}$, unless otherwise noted.
2. Some modules may require a minimum frequency greater than dc for proper operation; see appropriate table for this information.
3. Minimum pulse width reset is guaranteed to be recognized. It is possible for a smaller pulse width to cause a reset.

## MC68HC908JL8SM/D

## 5-Volt Oscillator Characteristics

| Characteristic | Symbol | Min | Typ | Max | Unit |
| :--- | :---: | :---: | :---: | :---: | :---: |
| Internal oscillator frequency | $\mathrm{f}_{\text {ICLK }}$ |  | $50 \mathrm{k}^{(1)}$ |  | Hz |
| Crystal frequency, XTALCLK | $\mathrm{f}_{\text {XTALCLK }}$ |  | - | 32 M | Hz |
| RC oscillator frequency, RCCLK | $\mathrm{f}_{\text {RCCLK }}$ | 2 M | - | 12 M | Hz |
| External clock reference frequency ${ }^{(2)}$ | $\mathrm{f}_{\mathrm{OSC}}$ | dc | - | 32 M | Hz |

1. See Figure 55 for plot.
2. No more than $10 \%$ duty cycle deviation from $50 \%$.


Figure 54. RC versus Frequency (5 Volts @ $25^{\circ} \mathrm{C}$ )


Figure 55. Internal Oscillator Frequency

## 3-Volt DC Electrical Characteristics

| Characteristic ${ }^{(1)}$ | Symbol | Min | Typ ${ }^{(2)}$ | Max | Unit |
| :---: | :---: | :---: | :---: | :---: | :---: |
| $V_{D D}$ supply current <br> Run, $\mathrm{f}_{\mathrm{OP}}=4 \mathrm{MHz}^{(3)}$, XTAL option RC option <br> Wait, $\mathrm{f}_{\mathrm{OP}}=4 \mathrm{MHz}^{(4)}$, XTAL option RC option Stop ${ }^{(5)},-40^{\circ} \mathrm{C}$ to $85^{\circ} \mathrm{C}$, XTAL option RC option | $I_{\text {D }}$ | - | $\begin{gathered} 3 \\ 4 \\ 1 \\ 2 \\ 0.5 \\ 0.3 \end{gathered}$ | $\begin{gathered} 8 \\ 10 \\ 4.5 \\ 6 \\ 5 \\ 2 \end{gathered}$ | mA <br> mA <br> mA <br> mA <br> $\mu \mathrm{A}$ <br> $\mu \mathrm{A}$ |
| POR rearm voltage ${ }^{(6)}$ | $\mathrm{V}_{\text {POR }}$ | 0 | - | 100 | mV |
| POR rise time ramp rate ${ }^{(7)}$ | $\mathrm{R}_{\text {POR }}$ | 0.035 | - | - | V/ms |
| Monitor mode entry voltage | $\mathrm{V}_{\text {TST }}$ | $1.5 \times \mathrm{V}_{\mathrm{DD}}$ | - | 8.5 | V |
| $\begin{aligned} & \text { Pullup resistors }{ }^{(8)} \\ & \text { PTD6, PTD7 } \\ & \overline{\text { RST, }} \overline{\text { IRQ, PTA0-PTA7 }} \end{aligned}$ | $R_{\text {PU }}$ | $\begin{aligned} & 1.8 \\ & 16 \end{aligned}$ | $\begin{aligned} & 3.3 \\ & 26 \end{aligned}$ | $\begin{aligned} & 4.8 \\ & 36 \end{aligned}$ | $\begin{aligned} & \mathrm{k} \Omega \\ & \mathrm{k} \Omega \end{aligned}$ |
| Low-voltage inhibit reset, trip voltage (no hysteresis) | $\mathrm{V}_{\mathrm{LVI} 3}$ | 2.18 | 2.49 | 2.68 | V |

1. $\mathrm{V}_{\mathrm{DD}}=2.7$ to $3.3 \mathrm{Vdc}, \mathrm{V}_{\mathrm{SS}}=0 \mathrm{Vdc}, \mathrm{T}_{\mathrm{A}}=\mathrm{T}_{\mathrm{L}}$ to $\mathrm{T}_{\mathrm{H}}$, unless otherwise noted.
2. Typical values reflect average measurements at midpoint of voltage range, $25^{\circ} \mathrm{C}$ only.
3. Run (operating) $I_{D D}$ measured using external square wave clock source ( $f_{O P}=4 \mathrm{MHz}$ ). All inputs 0.2 V from rail. No dc loads. Less than 100 pF on all outputs. All ports configured as inputs. Measured with all modules enabled.
4. Wait $\mathrm{I}_{\mathrm{DD}}$ measured using external square wave clock source ( $\mathrm{f}_{\mathrm{OP}}=4 \mathrm{MHz}$ ). All inputs 0.2 V from rail. No dc loads. Less than 100 pF on all outputs. All ports configured as inputs.
5. Stop $I_{D D}$ measured with OSC1 grounded; no port pins sourcing current. LVI is disabled.
6. Maximum is highest voltage that POR is guaranteed.
7. If minimum $V_{D D}$ is not reached before the internal POR reset is released, $\overline{R S T}$ must be driven low externally until minimum $V_{D D}$ is reached.
8. $R_{P U 1}$ and $\mathrm{R}_{\mathrm{PU} 2}$ are measured at $\mathrm{V}_{\mathrm{DD}}=5.0 \mathrm{~V}$.

## 3-Volt Control Timing

| Characteristic $^{(1)}$ | Symbol | Min | Max | Unit |
| :--- | :---: | :---: | :---: | :---: |
| Internal operating frequency ${ }^{(2)}$ | $\mathrm{f}_{\mathrm{OP}}$ | - | 4 | MHz |
| $\overline{\text { RST input pulse width low }}{ }^{(3)}$ | $\mathrm{t}_{\mathrm{IRL}}$ | 1.5 | - | $\mu \mathrm{s}$ |

1. $\mathrm{V}_{\mathrm{DD}}=2.7$ to $3.3 \mathrm{Vdc}, \mathrm{V}_{\mathrm{SS}}=0 \mathrm{Vdc}, \mathrm{T}_{\mathrm{A}}=\mathrm{T}_{\mathrm{L}}$ to $\mathrm{T}_{\mathrm{H}}$; timing shown with respect to $20 \% \mathrm{~V}_{\mathrm{DD}}$ and $70 \% \mathrm{~V}_{\mathrm{DD}}$, unless otherwise noted.
2. Some modules may require a minimum frequency greater than dc for proper operation; see appropriate table for this information.
3. Minimum pulse width reset is guaranteed to be recognized. It is possible for a smaller pulse width to cause a reset.

## 3-Volt Oscillator Characteristics

| Characteristic | Symbol | Min | Typ | Max | Unit |
| :--- | :---: | :---: | :---: | :---: | :---: |
| Internal oscillator frequency | $\mathrm{f}_{\text {INTCLK }}$ |  | $45 \mathrm{k}^{(1)}$ |  | Hz |
| Crystal frequency, XTALCLK | $\mathrm{f}_{\text {OSCXCLK }}$ |  | - | 16 M | Hz |
| RC oscillator frequency, RCCLK | $\mathrm{f}_{\text {RCCLK }}$ | 2 M | - | 10 M | Hz |
| External clock reference frequency ${ }^{(2)}$ | $\mathrm{f}_{\text {OSCXCLK }}$ | dc | - | 16 M | Hz |

## 1. See Figure 55 for plot.

2. No more than $10 \%$ duty cycle deviation from $50 \%$

## MC68HC908JL8SM/D



Figure 56. RC versus Frequency (3 Volts @ $\mathbf{2 5}^{\circ} \mathrm{C}$ )

## Typical Supply Currents



Figure 57. Typical Operating $\mathrm{I}_{\mathrm{DD}}$ (XTAL osc), with All Modules Turned On ( $25^{\circ} \mathrm{C}$ )


Figure 58. Typical Wait Mode $\mathrm{I}_{\mathrm{DD}}$ (XTAL osc), with All Modules Turned Off ( $25^{\circ} \mathrm{C}$ )

## Analog-to-Digital Converter Characteristics

| Characteristic | Symbol | Min | Max | Unit | Comments |
| :--- | :---: | :---: | :---: | :---: | :---: |
| Input voltages | $\mathrm{V}_{\mathrm{ADIN}}$ | $\mathrm{V}_{\mathrm{SS}}$ | $\mathrm{V}_{\mathrm{DD}}$ | V | - |
| Resolution | $\mathrm{B}_{\mathrm{AD}}$ | 8 | 8 | Bits | - |
| Absolute accuracy | $\mathrm{A}_{\mathrm{AD}}$ | $\pm 0.5$ | $\pm 1.5$ | LSB | Includes quantization |
| ADC internal clock | $\mathrm{f}_{\mathrm{ADIC}}$ | 0.5 | 1.048 | MHz | $\mathrm{t}_{\mathrm{ADIC}}=1 / \mathrm{f}_{\text {ADIC }}$, tested only at 1 MHz |
| Conversion range | $\mathrm{R}_{\mathrm{AD}}$ | $\mathrm{V}_{\mathrm{SS}}$ | $\mathrm{V}_{\mathrm{DD}}$ | V | - |
| Power-up time | $\mathrm{t}_{\mathrm{ADPU}}$ | 16 |  | $\mathrm{t}_{\text {ADIC }}$ cycles | $\mathrm{t}_{\mathrm{ADIC}}=1 / \mathrm{f}_{\text {ADIC }}$ |
| Conversion time | $\mathrm{t}_{\mathrm{ADC}}$ | 14 | 15 | $\mathrm{t}_{\text {ADIC }}$ cycles | $\mathrm{t}_{\mathrm{ADIC}}=1 / \mathrm{f}_{\text {ADIC }}$ |
| Sample time ${ }^{(1)}$ | $\mathrm{t}_{\mathrm{ADS}}$ | 5 | - | $\mathrm{t}_{\text {ADIC }}$ cycles | $\mathrm{t}_{\mathrm{ADIC}}=1 / \mathrm{f}_{\text {ADIC }}$ |
| Zero input reading ${ }^{(2)}$ | $\mathrm{Z}_{\mathrm{ADI}}$ | 00 | 01 | Hex | $\mathrm{V}_{\text {IN }}=\mathrm{V}_{\mathrm{SS}}$ |
| Full-scale reading ${ }^{(3)}$ | $\mathrm{F}_{\mathrm{ADI}}$ | FE | FF | Hex | $\mathrm{V}_{\mathrm{IN}}=\mathrm{V}_{\mathrm{DD}}$ |
| Input capacitance | $\mathrm{C}_{\mathrm{ADI}}$ | - | 8 | pF | Not tested |
| Input leakage ${ }^{(3)}$ | - | - | $\pm 1$ | $\mu \mathrm{~A}$ | - |

1. Source impedances greater than $10 \mathrm{k} \Omega$ may adversely affect internal RC charging time during input sampling.
2. Zero-input/full-scale reading requires sufficient decoupling measures for accurate conversions.
3. The external system error caused by input leakage current is approximately equal to the product of R source and input current.

## Memory Characteristics

| Characteristic | Symbol | Min | Max | Unit |
| :--- | :---: | :---: | :---: | :---: |
| RAM data retention voltage | $\mathrm{V}_{\text {RDR }}$ | 1.3 | - | V |
| FLASH program bus clock frequency | - | 1 | - | MHz |
| FLASH read bus clock frequency | $\mathrm{f}_{\text {read }}{ }^{(1)}$ | 32 k | 8 M | Hz |
| FLASH page erase time | $\mathrm{t}_{\text {erase }}{ }^{(2)}$ | 4 | - | ms |
| FLASH mass erase time | $\mathrm{t}_{\text {merase }}{ }^{(3)}$ | 4 | - | ms |
| FLASH PGM/ERASE to HVEN set up time | $\mathrm{t}_{\mathrm{nvs}}$ | 10 | - | $\mu \mathrm{s}$ |
| FLASH high-voltage hold time | $\mathrm{t}_{\mathrm{nvh}}$ | 5 | - | $\mu \mathrm{s}$ |
| FLASH high-voltage hold time (mass erase) | $\mathrm{t}_{\text {nvhl }}$ | 100 | - | $\mu \mathrm{s}$ |
| FLASH program hold time | $\mathrm{t}_{\text {pgs }}$ | 5 | - | $\mu \mathrm{s}$ |
| FLASH program time | $\mathrm{t}_{\text {prog }}$ | 30 | 40 | $\mu \mathrm{~s}$ |
| FLASH return to read time | $\mathrm{t}_{\mathrm{rcv}}{ }^{(4)}$ | 1 | - | $\mu \mathrm{s}$ |
| FLASH cumulative program hv period | $\mathrm{t}_{\mathrm{Hv}}{ }^{(5)}$ | - | 4 | ms |
| FLASH row erase/program endurance ${ }^{(6)}$ | - | 10 k | - | cycles |
| FLASH data retention time ${ }^{(7)}$ | - | 10 | - | years |

1. $f_{\text {Read }}$ is defined as the frequency range for which the FLASH memory can be read.
2. If the page erase time is longer than $t_{\text {erase }}$ min, there is no erase disturb, but it reduces the endurance of the FLASH memory.
3. If the mass erase time is longer than $t_{\text {merase }}$ min, there is no erase disturb, but it reduces the endurance of the FLASH memory.
4. $t_{r c v}$ is defined as the time it needs before the FLASH can be read after turning off the high voltage charge pump, by clearing HVEN to logic 0 .
5. $\mathrm{t}_{\mathrm{HV}}$ is defined as the cumulative high voltage programming time to the same row before next erase.
$t_{\mathrm{HV}}$ must satisfy this condition: $\mathrm{t}_{\mathrm{nvs}}+\mathrm{t}_{\mathrm{nvh}}+\mathrm{t}_{\mathrm{pgs}}+\left(\mathrm{t}_{\text {prog }} \times 32\right) \leq \mathrm{t}_{\mathrm{HV}} \max$.
6. The minimum row endurance value specifies each row of the FLASH memory is guaranteed to work for at least this many erase/program cycles.
7. The FLASH is guaranteed to retain data over the entire operating temperature range for at least the minimum time specified.

Home Page:
www.freescale.com email: support@freescale.com
USA/Europe or Locations Not Listed:
Freescale Semiconductor
Technical Information Center, CH370
1300 N. Alma School Road
Chandler, Arizona 85224
(800) 521-6274

480-768-2130
support@freescale.com
Europe, Middle East, and Africa:
Freescale Halbleiter Deutschland GmbH
Technical Information Center
Schatzbogen 7
81829 Muenchen, Germany
+44 1296380456 (English)
+46 852200080 (English)
+49 8992103559 (German)
+33 169354848 (French)
support@freescale.com
Japan:
Freescale Semiconductor Japan Ltd.
Headquarters
ARCO Tower 15F
1-8-1, Shimo-Meguro, Meguro-ku
Tokyo 153-0064, Japan
0120191014
+81 26668080
support.japan@freescale.com
Asia/Pacific:
Freescale Semiconductor Hong Kong Ltd.
Technical Information Center
2 Dai King Street
Tai Po Industrial Estate,
Tai Po, N.T., Hong Kong
+800 26668080
support.asia@freescale.com
For Literature Requests Only:
Freescale Semiconductor
Literature Distribution Center
P.O. Box 5405

Denver, Colorado 80217
(800) 441-2447

303-675-2140
Fax: 303-675-2150
LDCForFreescaleSemiconductor
@hibbertgroup.com

RoHS-compliant and/or Pb - free versions of Freescale products have the functionality and electrical characteristics of their non-RoHS-compliant and/or non-Pb- free counterparts. For further information, see http://www.freescale.com or contact your Freescale sales representative.

For information on Freescale.s Environmental Products program, go to http://www.freescale.com/epp.

Information in this document is provided solely to enable system and software implementers to use Freescale Semiconductor products. There are no express or implied copyright licenses granted hereunder to design or fabricate any integrated circuits or integrated circuits based on the information in this document. Freescale Semiconductor reserves the right to make changes without further notice to any products herein. Freescale Semiconductor makes no warranty, representation or guarantee regarding the suitability of its products for any particular purpose, nor does Freescale Semiconductor assume any liability arising out of the application or use of any product or circuit, and specifically disclaims any and all liability, including without limitation consequential or incidental damages. "Typical" parameters which may be provided in Freescale Semiconductor data sheets and/or specifications can and do vary in different applications and actual performance may vary over time. All operating parameters, including "Typicals" must be validated for each customer application by customer's technical experts. Freescale Semiconductor does not convey any license under its patent rights nor the rights of others. Freescale Semiconductor products are not designed, intended, or authorized for use as components in systems intended for surgical implant into the body, or other applications intended to support or sustain life, or for any other application in which the failure of the Freescale Semiconductor product could create a situation where personal injury or death may occur. Should Buyer purchase or use Freescale Semiconductor products for any such unintended or unauthorized application, Buyer shall indemnify and hold Freescale Semiconductor and its officers, employees, subsidiaries, affiliates, and distributors harmless against all claims, costs, damages, and expenses, and reasonable attorney fees arising out of, directly or indirectly, any claim of personal injury or death associated with such unintended or unauthorized use, even if such claim alleges that Freescale Semiconductor was negligent regarding the design or manufacture of the part.

MC68HC908JL8SM/D
Rev. 0
3/2003
For More Information On This Product, Go to: www.freescale.com

